From buses to networks

Interconnect-Centric Design for Advanced SoC and NoC

Volumn , Issue , 2005, Pages 231-251

  Sigüuenza Tortosa, David ^a   Nurmi, Jari ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

bus; circuit switching; Network on Chip; packet switching; Proteo

Indexed keywords

EID: 9544235145     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/1-4020-7836-6_9     Document Type: Chapter

References (23)

1. D. Sylvester and Himanshu Kaul. Future performance challenges in nanometer design. In Proceedings of the 38th conference on Design automation, Las Vegas, Nevada, United States, 2001.
2. J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, and W. Ficht-ner. Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems. In Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, Washington DC, USA, September 1999.
3. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of DAC, Las Vegas, USA, June 2001.
4. J. A. Rowson and A. Sangiovanni-Vincentelli. Interface-based design. In Proceedings of DAC, Anaheim, California, USA, June 1997.
5. W. Maly, H. Heineken, J. Khare, and P. K. Nag. Design for manu-facturability in submicron domain. In Proceedings of ICCAD, San Jose, USA, November 1996.
6. A. M. rincon, C. Cherichetti, J. A. Monzel, D. R. Stauffer, and M. T. Trick. Core design and system-on-a-chip integration. IEEE Design and Test of Computers, 14(4):26-35, October-December 1997.
7. D. Sylvester and K. Keutzer. A global wiring paradigm for deep submicron design. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pages 242-252, February 2000
8. Virtual component interface standard. http://www.vsi.org, April 2001.
9. M. Birnbaum and H. Sachs. How VSIA answers the SoC dilemma. IEEE Computer, pages 42-49, June 1999
10. The open core protocol international partnership.
11. H. Zimmermann. OSI reference model-the ISO model of architecture for open systems interconnection. IEEE Transactions on Communications, 28(4):425-532, April 1980.
12. E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Häm̈al̈ ainen. Overview of bus-based system-on-chip interconnections. In Proceedings of ISCAS, Scottsdale, Arizona, USA, May 2002.
13. P. Guerrier and A. Greiner. A generic architecture for on-chip packet-switched interconnections. In Proceedings of DATE 2000, Paris, France, March 2000.
14. K. Goossens, J. van Meerbergenm, A. Peeters, and P. Wielage. Networks on silicon: Combining best-effort and guaranteed services. In Proceedings of DATE, 2002.
15. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proceedings of DAC, Las Vegas, USA, June 2001.
16. S. Kumar. On packet switched networks for on-chip communication. In A. Jantsch and H. Tenhunen, editors, Networks on chip, chapter 5, pages 85-106. Kluwer Academic, 2003.
17. I. Saastamoinen, D. Sigüenza-Tortosa, and J. Nurmi. Interconnect ip node for future system-on-chip designs. In Proceedings of DELTA 2002, Christchurch, New Zealand, January 2002.
18. D. A. Sigüenza-Tortosa and J. Nurmi. Proteo: A new approach to network-on-chip. In Proceedings of IASTED Communication Systems and Networks, Benalḿadena, Ḿalaga, Spain, September 2002.
19. D. A. Sigüenza-Tortosa and J. Nurmi. Vhdl-based simulation environment for proteo NoC. In Proceedings of IEEE HLDVT, Cannes, France, October 2002.
20. I. Saastamoinen, D. Sigüenza-Tortosa, and J. Nurmi. An IP-based on-chip packet-switched network. In A. Jantsch and H. Tenhunen, editors, Networks on chip, chapter 10, pages 193-213. Kluwer Academic, 2003.
21. IEEE. The Scalable Coherent Interface, March 1992.
22. I. Rubin and Ho-Ting Wu. Performance analysis and design of cqbt algorithm for a ring network with spatial reuse. IEEE/ACM Transactions on Networking, 4(4), August 1996.
23. W. J. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Transaction on Computers, 39(6):775-785, 1990.