What systems researchers need to know about NAND flash

5th USENIX Workshop on Hot Topics in Storage and File Systems, HotStorage 2013

Volumn , Issue , 2013, Pages

  Desnoyers, Peter ^a  

^a NORTHEASTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FILE ORGANIZATION; NAND CIRCUITS;

ADDRESS SPACE; BLOCK SIZES; EXPERIMENTAL EVIDENCE; FLASH CHIPS; FLASH DEVICES; FLASH TRANSLATION LAYER; NAND FLASH;

FLASH MEMORY;

EID: 85084164638     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. AGRAWAL, N., PRABHAKARAN, V., WOBBER, T., DAVIS, J. D., MANASSE, M., AND PANIGRAHY, R. Design tradeoffs for SSD performance. In USENIX ATC (2008), pp. 57–70.
2. ASSOCIATION, J. S. S. T. Embedded multimediacard(e-mmc) emmc/card product standard, high capacity. Tech. Rep. JESD84-A441, Mar. 2010.
3. BOBOILA, S., AND DESNOYERS, P. Write endurance in flash drives: Measurements and analysis. In FAST (San Jose, California, Feb. 2010), USENIX Association.
4. CHEN, F., KOUFATY, D. A., AND ZHANG, X. Understanding intrinsic characteristics and system implications of flash memory based solid state drives. In SIGMETRICS (Seattle, WA, USA, 2009), ACM, pp. 181–192.
5. CRIPPA, L., MICHELONI, R., AND MARELLI, A. MLC storage. In Inside NAND Flash Memories. Springer, Aug. 2010.
6. DESNOYERS, P. Empirical evaluation of NAND flash memory performance. In HotStorage’09 (Oct. 2009), vol. 44, ACM, pp. 50–54.
7. DESNOYERS, P. Analytic modeling of SSD write performance. In SYSTOR (2012), pp. 1–10.
8. DRAMEXCHANGE. Dram spot price. dramexchange.com, Mar. 2013.
9. FRIEDERICH, C., MICHELONI, R., CRIPPA, L., AND MARELLI, A. Program and erase of NAND memory arrays. In Inside NAND Flash Memories. Springer, Aug. 2010, pp. 55—88.
10. FUSION-IO INC. Fusion-IO drive datasheet. www.fusionio.com/data-sheets/iodrive-data-sheet/.
11. GRUPP, L. M., CAULFIELD, A. M., COBURN, J., SWANSON, S., YAAKOBI, E., SIEGEL, P. H., AND WOLF, J. K. Characterizing flash memory: anomalies, observations, and applications. In Int’l Symp. on Microarchitecture (2009), ACM, pp. 24–33.
12. GUPTA, A., KIM, Y., AND URGAONKAR, B. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS (2009), pp. 229–240.
13. IFIXIT. Nexus 4 teardown. www.ifixit.com/Teardown/Nexus+4+Teardown/11781/1, Nov. 2012.
14. JUNG, D., KANG, J.-U., JO, H., KIM, J.-S., AND LEE, J. Superblock FTL: a superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans. Embed. Comput. Syst. 9, 4 (2010), 1–41.
15. KANG, J.-U., JO, H., KIM, J.-S., AND LEE, J. A superblock-based flash translation layer for NAND flash memory. In IEEE EMSOFT (2006), pp. 161–170.
16. KIM, H., AGRAWAL, N., AND UNGUREANU, C. Revisiting storage for smartphones. In FAST (2012), p. 17.
17. KIM, J., KIM, J. M., NOH, S., MIN, S. L., AND CHO, Y. A space-efficient flash translation layer for CompactFlash systems. IEEE Trans. Consumer Electronics 48, 2 (2002), 366–375.
18. LEE, S.-W., PARK, D.-J., CHUNG, T.-S., LEE, D.-H., PARK, S., AND SONG, H.-J. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. 6, 3 (2007), 18.
19. LIU, R.-S., YANG, C.-L., AND WU, W. Optimizing NAND flash-based SSDs via retention relaxation. In FAST (2012), p. 1111.
20. MAFFITT, T. M., DEBROSSE, J. K., GABRIC, J. A., GOW, E. T., LAMOREY, M. C., PARENTEAU, J. S., WILLMOTT, D. R., WOOD, M. A., AND GALLAGHER, W. J. Design considerations for MRAM. IBM Journal of Research and Development 50, 1 (2006), 25–39.
21. TN-29-07: small-block vs. large-block NAND flash devices. Tech. Rep. TN 29-07, Micron Technologies, 2005.
22. MICRON TECHNOLOGY INC. 128gb, 256gb, 512gb async/sync enterprise nand. Tech. rep., 2010.
23. MIELKE, N., MARQUART, T., WU, N., KESSENICH, J., BELGAL, H., SCHARES, E., TRIVEDI, F., GOODNESS, E., AND NEVILL, L. Bit error rate in NAND flash memories. In IEEE Int’l Reliability Physics Symposium (2008), pp. 9–19.
24. MOHAN, V., SIDDIQUA, T., GURUMURTHI, S., AND STAN, M. R. How i learned to stop worrying and love flash endurance. In HotStorage (June 2010).
25. Jasmine OpenSSD platform. www.openssd-project.org/wiki/Jasmine_OpenSSD_Platform.
26. PHISON ELECTRONICS CORPORATION. PS2134 USB 2.0 Flash Controller Specification, May 2005.
27. POWERBOOK MEDIC. Google nexus 10 take apart first look. www.powerbookmedic.com/wordpress/2012/11/16/ google-nexus-10-take-apart-first-look, Nov. 2012.
28. ROGERS, A. M., KANSAL, A., AND PATEL, S. C. US Patent: 7818610 - rapid crash recovery for flash storage, Oct. 2010.
29. EMLC vs. MLC NAND flash. Application Note AN002, Smart-Storage Systems, Feb. 2012.
30. CellCare technology. Tech. rep., STEC Inc., 2011. at www.storagesearch.com/stec-cellcare-paper.pdf.
31. ZHAO, W., DONG, G., SUN, H., ZHENG, N., AND ZHANG, T. Reducing latency overhead caused by using LDPC codes in NAND flash memory. EURASIP J. Adv. in Sig. Proc. 2012, 1 (Dec. 2012), 1–9.