Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme

Transactions on Embedded Computing Systems

Volumn 9, Issue 4, 2010, Pages

  Jung, Dawoon ^a   Kang, Jeong Uk ^b   Jo, Heeseung ^a   Kim, Jin Soo ^c   Lee, Joonwon ^c  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b SAMSUNG Electronics   (South Korea)

^c Sungkyunkwan University   (South Korea)

Author keywords

FTL; Hybrid address translation; NAND flash memory; Storage system

Indexed keywords

ADDRESS TRANSLATION; FINE GRANULARITY; FINE-GRAIN MAPPING; FLASH TRANSLATION LAYER; MEMORY OVERHEADS; NAND FLASH; NAND FLASH MEMORY; STORAGE SYSTEMS;

NAND CIRCUITS;

FLASH MEMORY;

EID: 77950850178     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1721695.1721706     Document Type: Article

References (37)

1. BAN, A. 1995. Flash file system. U.S. Patent, no.5,404,485.
2. BAN, A. 1999. Flash file system optimized for page-mode flash technologies. U.S. Patent, no.5,937,425.
3. BAPCO. 2007. SYSmark 2007 Preview. http://www.bapco.com/products/ sysmark2007preview.
4. BITYUTSKIY, A. B. 2005. JFFS3 design issues. version 0.32 (draft). http://www.linuxmtd. infradead.org/tech/JFFS3design.pdf.
5. CHANG, L.-P. 2007. On efficient wear leveling for large-scale flash-memory storage systems. In Proceedings of the Symposium on Applied Computing (SAC). ACM, New York, 1126-1130.
6. CHANG, L.-P. AND KUO, T.-W. 2005. Efficient management for large-scale flash-memory storage systems with resource conservation. ACM Trans. Storage 1, 4, 381-418.
7. CHANG, L.-P., KUO, T.-W., AND LO, S.-W. 2004. Real-time garbage collection for flash-memory storage systems of real-time embedded systems. Trans. Embedded Comput. Syst. 3, 4, 837-863.
8. CHIANG, M.-L., LEE, P. C., AND CHANG, R.-C. 1998. Data management in a flash memory-based storage server. http://dspace.lib.fcu.edu.tw/bitstream/2377/ 2050/1/ce07ics001998000138.pdf.
9. CHIANG, M.-L., LEE, P. C. H., AND CHANG, R.-C. 1999. Using data clustering to improve cleaning performance for flash memory. Software Pract. Exp. 29, 3, 267-290.
10. CHOUDHURI, S. AND GIVARGIS, T. 2008a. Deterministic service guarantees for nand flash using partial block cleaning. In Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS'08). ACM, New York, 19-24.
11. CHOUDHURI, S. AND GIVARGIS, T. 2008b. Real-time access guarantees for nand flash using partial block cleaning. In Proceedings of the 6th International Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS'08). Springer-Verlag, Berlin, 138-149.
12. COOKE, J. 2007. Flash memory technology direction. In Proceedings of the Windows Hardware Engineering Conference (WinHEC'07).
13. DAN, R. AND SINGLER, R. 2003. Implementing MLC NAND flash for cost-effectie, high-capacity memory. M-Systems Inc. http://www.data-io.com/pdf/ NAND/MSystems/Implementing MLC NAND Flash.pdf.
14. DOUGLIS, F., CACERES, R., KAASHOEK, F., LI, K., MARSH, B., AND TAUBER, J. A. 1994. Storage alternatives for mobile computers. In Proceedings of the 1st Symposium on Operating Systems Design and Implementation (OSDI). USENIX, Berkeley, CA, 25-37.
15. FUTUREMARK CORP. 2005. PCMark05. http://www.futuremark.com/products/ pcmark05.
16. HARARI, E., NORMAN, R. D., AND MEHROTA, S. 1997. Flash EEPROM system. U.S. Patent, no.5,602,987.
17. IDEMA. 2007. IDEMA Long Data Block White Paper. http://www.idema.org/ smartsite/ modules/ local/data file/show file.php?cmd=standards&cat= 103&h=1.
18. INOUE, A. ANDWONG, D. 2003. NAND flash applications design guide. Tech. rep., Toshiba America Electronic Components, Inc.
19. INTEL CORP. 1998. Understanding the flash translation layer (FTL) specification. http://developer.intel.com/.
20. JUNG, D., CHAE, Y.-H., JO, H., KIM, J.-S., AND LEE, J. 2007. A group-based wear-leveling algorithm for large-capacity flash memory storage systems. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'07). ACM, New York, 160-164.
21. KANG, J.-U., JO, H., KIM, J.-S., AND LEE, J. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th Annual ACM Conference on Embedded Systems Software (EMSOFT'06). ACM, New York.
22. KAWAGUCHI, A., NISHIOKA, S., ANDMOTODA, H. 1995. A flash-memory based file system. In Proceedings of the USENIX Winter Technical Conference. USENIX, Berkeley, CA, 155-164.
23. KIM, J., KIM, J. M., NOH, S., MIN, S. L., AND CHO, Y. 2002. A space-efficient flash translation layer for CompactFlash systems. IEEE Trans. Consum. Electron. 48, 2, 366-375. (Pubitemid 34798899)
24. LEE, S.-W., PARK, D.-J., CHUNG, T.-S., LEE, D.-H., PARK, S., AND SONG, H.-J. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACMTrans. Embedded Comput. Syst. 6, 3.
25. LIM, S.-H. AND PARK, K.-H. 2006. An efficient NAND flash file system for flash memory storage. IEEE Trans. Comput. 55, 7, 906-912. (Pubitemid 43834522)
26. MICRON TECHNOLOGY INC. 2005. Small block vs. large block NAND flash devices. Tech. rep., Technical Note TN-29-107
27. M. T. D. 2008. Ubi -unsorted block images. http://www.linux-mtd. infradead.org/doc/ubi.html.
28. PARK, C., CHEON, W., KANG, J., ROH, K., CHO, W., AND KIM, J.-S. 2008. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications.ACMTrans.Embedded Comput. Syst. 7, 4, 1-23.
29. PARK, C., CHEON, W., LEE, Y., JUNG, M.-S., CHO, W., AND YOON, H. 2007. A re-configurable FTL architecture for NAND flash-based applications. In Proceedings of the 18th InternationalWorkshop on Rapid System Prototyping (RSP). IEEE, Los Alamitos, CA, 202-208. (Pubitemid 46754996)
30. PARK, C., SEO, J., SEO, D., KIM, S., AND KIM, B. 2003. Cost-efficient memory architecture design of NAND flash memory embedded systems. In Proceedings of the International Conference on Computer Design (ICCD). IEEE, Los Alamitos, CA, 474-480.
31. RUEMMLER, C. AND WILKES, J. 1993. UNIX disk access patterns. In Proceedings of the USENIX Winter Technical Conference. USENIX, Berkeley, CA, 405-420.
32. RUSSINOVICH, M. 2006. DiskMon. http://technet.microsoft.com/en-us/ sysinternals/bb896646.aspx.
33. SAMSUNG ELEC. 2003. 64Mx16 bit NAND flash memory (K9F1G16U0M).
34. SAMSUNG ELEC. 2006. 2Gx8 bit NAND flash memory (K9GAG08U0M).
35. SAMSUNG ELEC. 2007. 1Gx8 bit/2Gx16 bit NAND flash memory (K9WAG08U1A). http://www.samsung.com/global/system/business/semiconductor/product/2007/6/11/ NANDFlash/ SLC LargeBlock/16Gbit/K9WAG08U1A/ds k9xxg08uxa rev11.pdf.
36. WU, C.-H. AND KUO, T.-W. 2006. An adaptive two-level management for the flash translation layer in embedded systems. In Proceedings of the 2006 IEEE/ACM International Conference on Computer-aided Design (ICCAD'06). ACM, New York, 601-606.
37. YIM, K. S.,KIM, J., AND KOH, K. 2005. A fast start-up technique for flash memory based computing systems. In Proceedings of the Symposium on Applied Computing (SAC'05). ACM, New York, 843-849. (Pubitemid 43303008)