EPIC: Ending piracy of integrated circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1069-1074

  Roy, Jarrod A ^a   Koushanfar, Farinaz ^b   Markov, Igor L ^a  

^a University of Michigan   (United States)

^b RICE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPITAL INVESTMENTS; CIRCUIT DELAYS; DEFENSE INDUSTRIES; EXTERNAL KEY; PROTOCOL ANALYSIS; SEMICONDUCTOR MANUFACTURING;

CRYPTOGRAPHY; ELECTRONICS INDUSTRY; FINANCE; FORMAL METHODS; INDUSTRIAL ENGINEERING; INTERNET PROTOCOLS; INVESTMENTS; MANUFACTURE; NETWORKS (CIRCUITS); PUBLIC KEY CRYPTOGRAPHY; STANDARDS; TESTING;

INTEGRATED CIRCUITS;

EID: 49749134668     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484823     Document Type: Conference Paper

References (21)

1. Y. Alkabani and F. Koushanfar. Active hardware metering for intellectual property protection and security. In USENIX Security, pp. 291-306, 2007.
2. Y. Alkabani, F. Koushanfar, and M. Potkonjak. Remote activation of ICs for piracy prevention and digital rights management. In IEEE/ACM ICCAD, pp. 674-677, 2007.
3. R. Anderson. Security Engineering: A guide to building dependable distributed systems. John Wiley and Sons, 2001.
4. F. Brglez and H. Fujiwara. A neutral netlist of 10 combinational circuits and a target translator in FORTRAN. In IEEE ISCAS, 1985.
5. P. Clarke. Fake NEC company found, says report. EE Times, May 4, 2006. http://www.eetimes.com/showArticle.jhtml?articleID=187200176
6. Defense Science Board (DSB) study on High Performance Microchip Supply. http://www.acq.osd.mil/dsb/reports/2005-02-HPMS_Report_Final.pdf
7. N. Ferguson and B. Schneier. Practical Cryptography. John Wiley and Sons, 2003.
8. G. D. Hachtel and F Somenzi. Logic Synthesis and Verification Algorithms. Kluwer, 2000
9. F. Koushanfar, G. Qu, and M. Potkonjak. Intellectual property metering. In Inf. Hiding Workshop, pp. 81-95, 2001.
10. M. LaPedus, Qualcomm cracks top-10 in chip rankings. EE Times, August 23, 2007. http://www.eetimes.com/news/semi/showArticle.jhtml?articleID=201801923
11. K. Lofstrom, W. Daasch, and D. Taylor. ICidentification circuits using device mismatch. In ISSCC, pp. 372-373, 2000.
12. C. Mouli and W. Carriker. Future fab. IEEE Spectrum 44(3), pp. 38-43, March 2007. http://www.spectrum.ieee.org/mar07/4941
13. U. M. Nawathe et al. An 8-Core 64-fhread 64b power-efficient SPARC SoC. In ISSCC, pp. 108-611, 2007. http://www.opensparc.net/opensparc-t2/index. html
14. B. Santo, Plans for next-gen chips imperiled. IEEE Spectrum 44(8), pp. 12-14, August 2007. http://www.spectrum.ieee.org/aug07/5394
15. Sciworx RSA Co-Processor. http://www.sci-worx.com/products/cryptography/ rsa-co-processor.html
16. F. Somenzi, CUDD: CU decision diagram package. ver. 2.4.1, Univ. of Colorado at Boulder, 2004. http://vlsi.Colorado.edu/∼fabio/CUDD/
17. Y. Su, J. Holleman, and B. Otis. A 1.6J/bit stable chip ID generating circuit using process variations. In ISSCC, pp. 406-611, 2007.
18. G. E. Suh and S. Devadas. Physical unclonable functions for device authentication and secret key generation. In DAC, pp. 9-14, 2007.
19. C. Tokunaga, D. Blaauw and T. Mudge. True random number generator with a metastability-based quality control. In IEEE ISSCC, pp. 404-405, 2007.
20. S. Trimberger. Trusted design in FPGAs. DAC' 07, pp. 5-8.
21. VSI Alliance - IP Protection Development Working Group. The value and management of intellectual assets. 2000. http://vsi.org/documents/datasheets/ TOC_IPPWP210.pdf