-
2
-
-
84872094294
-
An optimal memory allocation scheme for scratch-pad-based embedded systems
-
November
-
Oren Avissar, Rajeev Barua, and Dave Stewart. An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Trans. Embed. Comput. Syst., 1(1):6-26, November 2002.
-
(2002)
ACM Trans. Embed. Comput. Syst.
, vol.1
, Issue.1
, pp. 6-26
-
-
Avissar, O.1
Barua, R.2
Stewart, D.3
-
3
-
-
84964826964
-
A memory-centric approach to enable timing-predictability within embedded many-core accelerators
-
Oct.
-
P. Burgio, A. Marongiu, P. Valente, and M. Bertogna. A memory-centric approach to enable timing-predictability within embedded many-core accelerators. In Real-Time and Embedded Systems and Technologies (RTEST), 2015 CSI Symposium on, pages 1-8, Oct. 2015.
-
(2015)
Real-time and Embedded Systems and Technologies (RTEST), 2015 CSI Symposium on
, pp. 1-8
-
-
Burgio, P.1
Marongiu, A.2
Valente, P.3
Bertogna, M.4
-
4
-
-
85050550846
-
Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints
-
Los Angeles, California, ACM Press, New York, NY
-
P. Cousot and R. Cousot. Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints. In Conference Record of the Fourth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 238-252, Los Angeles, California, 1977. ACM Press, New York, NY.
-
(1977)
Conference Record of the Fourth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages
, pp. 238-252
-
-
Cousot, P.1
Cousot, R.2
-
5
-
-
33646413433
-
A combined dma and application-specific prefetching approach for tackling the memory latency bottleneck
-
March
-
M. Dasygenis, E. Brockmeyer, B. Durinck, F. Catthoor, D. Soudris, and A. Thanailakis. A combined dma and application-specific prefetching approach for tackling the memory latency bottleneck. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(3):279-291, March 2006.
-
(2006)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.14
, Issue.3
, pp. 279-291
-
-
Dasygenis, M.1
Brockmeyer, E.2
Durinck, B.3
Catthoor, F.4
Soudris, D.5
Thanailakis, A.6
-
6
-
-
35348912736
-
Wcet-directed dynamic scratchpad memory allocation of data
-
Washington, DC, USA, IEEE Computer Society
-
Jean-Francois Deverge and Isabelle Puaut. Wcet-directed dynamic scratchpad memory allocation of data. In Proceedings of the 19th Euromicro Conference on Real-Time Systems, ECRTS'07, pages 179-190, Washington, DC, USA, 2007. IEEE Computer Society.
-
(2007)
Proceedings of the 19th Euromicro Conference on Real-time Systems, ECRTS'07
, pp. 179-190
-
-
Deverge, J.-F.1
Puaut, I.2
-
7
-
-
33746039960
-
Heap data allocation to scratch-pad memory in embedded systems
-
December
-
Angel Dominguez, Sumesh Udayakumaran, and Rajeev Barua. Heap data allocation to scratch-pad memory in embedded systems. J. Embedded Comput., 1(4):521-540, December 2005.
-
(2005)
J. Embedded Comput.
, vol.1
, Issue.4
, pp. 521-540
-
-
Dominguez, A.1
Udayakumaran, S.2
Barua, R.3
-
8
-
-
4444328501
-
An integrated hardware/software approach for run-time scratchpad management
-
New York, NY, USA, ACM
-
Poletti Francesco, Paul Marchal, David Atienza, Luca Benini, Francky Catthoor, and Jose M. Mendias. An integrated hardware/software approach for run-time scratchpad management. In Proceedings of the 41st Annual Design Automation Conference, DAC'04, pages 238-243, New York, NY, USA, 2004. ACM.
-
(2004)
Proceedings of the 41st Annual Design Automation Conference, DAC'04
, pp. 238-243
-
-
Francesco, P.1
Marchal, P.2
Atienza, D.3
Benini, L.4
Catthoor, F.5
Mendias, J.M.6
-
9
-
-
84954326956
-
A survey on cache management mechanisms for real-time embedded systems
-
November
-
Giovani Gracioli, Ahmed Alhammad, Renato Mancuso, Antônio Augusto Fröhlich, and Rodolfo Pellizzoni. A survey on cache management mechanisms for real-time embedded systems. ACM Comput. Surv., 48(2):32:1-32:36, November 2015.
-
(2015)
ACM Comput. Surv.
, vol.48
, Issue.2
, pp. 321-3236
-
-
Gracioli, G.1
Alhammad, A.2
Mancuso, R.3
Augusto Fröhlich, A.4
Pellizzoni, R.5
-
10
-
-
0027928779
-
The program structure tree: Computing control regions in linear time
-
New York, NY, USA, ACM
-
Richard Johnson, David Pearson, and Keshav Pingali. The program structure tree: Computing control regions in linear time. In Proceedings of the ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation, PLDI'94, pages 171-185, New York, NY, USA, 1994. ACM.
-
(1994)
Proceedings of the ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation, PLDI'94
, pp. 171-185
-
-
Johnson, R.1
Pearson, D.2
Pingali, K.3
-
12
-
-
3042658703
-
LLVM: A compilation framework for lifelong program analysis & transformation
-
Washington, DC, USA, IEEE Computer Society
-
Chris Lattner and Vikram Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, CGO'04, pages 75-, Washington, DC, USA, 2004. IEEE Computer Society.
-
(2004)
Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, CGO'04
, pp. 75
-
-
Lattner, C.1
Adve, V.2
-
15
-
-
84959502239
-
Memory-processor co-scheduling in fixed priority systems
-
New York, NY, USA, ACM
-
Alessandra Melani, Marko Bertogna, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, and Giorgio Buttazzo. Memory-processor co-scheduling in fixed priority systems. In Proceedings of the 23rd International Conference on Real Time and Networks Systems, RTNS'15, pages 87-96, New York, NY, USA, 2015. ACM.
-
(2015)
Proceedings of the 23rd International Conference on Real Time and Networks Systems, RTNS'15
, pp. 87-96
-
-
Melani, A.1
Bertogna, M.2
Bonifaci, V.3
Marchetti-Spaccamela, A.4
Buttazzo, G.5
-
16
-
-
84965105240
-
A survey of recent prefetching techniques for processor caches
-
August
-
Sparsh Mittal. A survey of recent prefetching techniques for processor caches. ACM Comput. Surv., 49(2):35:1-35:35, August 2016.
-
(2016)
ACM Comput. Surv.
, vol.49
, Issue.2
, pp. 351-3535
-
-
Mittal, S.1
-
17
-
-
67649878742
-
Memory allocation for embedded systems with a compile-time-unknown scratch-pad size
-
April
-
Nghi Nguyen, Angel Dominguez, and Rajeev Barua. Memory allocation for embedded systems with a compile-time-unknown scratch-pad size. ACM Trans. Embed. Comput. Syst., 8(3):21:1-21:32, April 2009.
-
(2009)
ACM Trans. Embed. Comput. Syst.
, vol.8
, Issue.3
, pp. 211-2132
-
-
Nguyen, N.1
Dominguez, A.2
Barua, R.3
-
19
-
-
79957583292
-
A predictable execution model for cots-based embedded systems
-
April
-
R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, and R. Kegley. A predictable execution model for cots-based embedded systems. In 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, pages 269-279, April 2011.
-
(2011)
2011 17th IEEE Real-time and Embedded Technology and Applications Symposium
, pp. 269-279
-
-
Pellizzoni, R.1
Betti, E.2
Bak, S.3
Yao, G.4
Criswell, J.5
Caccamo, M.6
Kegley, R.7
-
21
-
-
84879409036
-
Wcet centric data allocation to scratchpad memory
-
pp. 232, Dec.
-
V. Suhendra, T. Mitra, A. Roychoudhury, and Ting Chen. Wcet centric data allocation to scratchpad memory. In 26th IEEE International Real-Time Systems Symposium (RTSS'05), pages 10 pp.-232, Dec. 2005.
-
(2005)
26th IEEE International Real-time Systems Symposium (RTSS'05)
, pp. 10
-
-
Suhendra, V.1
Mitra, T.2
Roychoudhury, A.3
Chen, T.4
-
22
-
-
84971254358
-
A real-time scratchpad-centric os for multi-core embedded systems
-
April
-
R. Tabish, R. Mancuso, S. Wasly, A. Alhammad, S. S. Phatak, R. Pellizzoni, and M. Caccamo. A real-time scratchpad-centric os for multi-core embedded systems. In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 1-11, April 2016.
-
(2016)
2016 IEEE Real-time and Embedded Technology and Applications Symposium (RTAS)
, pp. 1-11
-
-
Tabish, R.1
Mancuso, R.2
Wasly, S.3
Alhammad, A.4
Phatak, S.S.5
Pellizzoni, R.6
Caccamo, M.7
-
24
-
-
47649086892
-
Dynamic allocation for scratch-pad memory using compile-time decisions
-
May
-
Sumesh Udayakumaran, Angel Dominguez, and Rajeev Barua. Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Trans. Embed. Comput. Syst., 5(2):472-511, May 2006.
-
(2006)
ACM Trans. Embed. Comput. Syst.
, vol.5
, Issue.2
, pp. 472-511
-
-
Udayakumaran, S.1
Dominguez, A.2
Barua, R.3
-
25
-
-
57049147959
-
The refined process structure tree
-
Berlin, Heidelberg, Springer-Verlag
-
Jussi Vanhatalo, Hagen Völzer, and Jana Koehler. The refined process structure tree. In Proceedings of the 6th International Conference on Business Process Management, BPM'08, pages 100-115, Berlin, Heidelberg, 2008. Springer-Verlag.
-
(2008)
Proceedings of the 6th International Conference on Business Process Management, BPM'08
, pp. 100-115
-
-
Vanhatalo, J.1
Völzer, H.2
Koehler, J.3
-
27
-
-
43949126892
-
The worst-case execution-time problem: Overview of methods and survey of tools
-
May
-
Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David B. Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter P. Puschner, Jan Staschulat, and Per Stenström. The worst-case execution-time problem: Overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst., 7(3):36:1-36:53, May 2008. doi:10.1145/1347375.1347389.
-
(2008)
ACM Trans. Embed. Comput. Syst.
, vol.7
, Issue.3
, pp. 361-3653
-
-
Wilhelm, R.1
Engblom, J.2
Ermedahl, A.3
Holsti, N.4
Thesing, S.5
Whalley, D.B.6
Bernat, G.7
Ferdinand, C.8
Heckmann, R.9
Mitra, T.10
Mueller, F.11
Puaut, I.12
Puschner, P.P.13
Staschulat, J.14
Stenström, P.15
-
28
-
-
78650655020
-
Improving scratchpad allocation with demand-driven data tiling
-
New York, NY, USA, ACM
-
Xuejun Yang, Li Wang, Jingling Xue, Tao Tang, Xiaoguang Ren, and Sen Ye. Improving scratchpad allocation with demand-driven data tiling. In Proceedings of the 2010 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'10, pages 127-136, New York, NY, USA, 2010. ACM.
-
(2010)
Proceedings of the 2010 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'10
, pp. 127-136
-
-
Yang, X.1
Wang, L.2
Xue, J.3
Tang, T.4
Ren, X.5
Ye, S.6
-
29
-
-
70749112938
-
Dynamic scratch-pad memory management with data pipelining for embedded systems
-
Aug.
-
Y. Yang, M. Wang, Z. Shao, and M. Guo. Dynamic scratch-pad memory management with data pipelining for embedded systems. In Computational Science and Engineering, 2009. CSE'09. International Conference on, volume 2, pages 358-365, Aug. 2009.
-
(2009)
Computational Science and Engineering, 2009. CSE'09. International Conference on
, vol.2
, pp. 358-365
-
-
Yang, Y.1
Wang, M.2
Shao, Z.3
Guo, M.4
|