Memory efficient global scheduling of real-time tasks

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn 2015-May, Issue , 2015, Pages 285-296

  Alhammad, Ahmed ^a   Wasly, Saud ^a   Pellizzoni, Rodolfo ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

SCHEDULING;

COMPUTATION POWER; CURRENT COMPUTING; GLOBAL SCHEDULING; HARD REAL-TIME TASK; REAL-TIME APPLICATION; SCHEDULABILITY ANALYSIS; SIMULTANEOUS ACCESS; SYSTEM UTILIZATION;

MEMORY ARCHITECTURE;

EID: 84944676463     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2015.7108452     Document Type: Conference Paper

References (35)

1. S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing shared resource contention in multicore processors via scheduling," in ACM SIGARCH Computer Architecture News, vol. 38, no. 1. ACM, 2010, pp. 129-142.
2. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele, "Worst case delay analysis for memory interference in multicore systems," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2010. IEEE, 2010, pp. 741-746.
3. Y. Kim, D. Broman, J. Cai, and A. Shrivastaval, "Wcet-aware dynamic code management on scratchpads for software-managed multicores," in Proc. of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014.
4. T. Maeurer and D. Shippy, "Introduction to the cell multiprocessor," IBM journal of Research and Development, vol. 49, no. 4, pp. 589-604, 2005.
5. M. Zimmer, D. Broman, C. Shaver, and E. Lee, "Flexpret: A processor platform for mixed-criticality systems," in Proc. of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014.
6. S. Wasly and R. Pellizzoni, "A dynamic scratchpad memory unit for predictable real-time embedded systems," in Real-Time Systems (ECRTS), 2013 25th Euromicro Conference on, July 2013, pp. 183-192.
7. H. Falk and J. C. Kleinsorge, "Optimal static wcet-aware scratchpad allocation of program code," in Proceedings of the 46th Annual Design Automation Conference. ACM, 2009, pp. 732-737.
8. V. Suhendra, A. Roychoudhury, and T. Mitra, "Scratchpad allocation for concurrent embedded software," ACM Transactions on Programming Languages and Systems (TOPLAS), vol. 32, no. 4, p. 13, 2010.
9. J.-F. Deverge and I. Puaut, "Wcet-directed dynamic scratchpad memory allocation of data," in Real-Time Systems, 2007. ECRTS'07. 19th Euromicro Conference on. IEEE, 2007, pp. 179-190.
10. J. Lu, K. Bai, and A. Shrivastava, "Ssdm: smart stack data management for software managed multicores (smms)," in Proceedings of the 50th Annual Design Automation Conference. ACM, 2013, p. 149.
11. K. Bai, J. Lu, A. Shrivastava, and B. Holton, "Cmsm: an efficient and effective code management for software managed multicores," in Hardware/Software Codesign and System Synthesis (CODES+ ISSS), 2013 International Conference on. IEEE, 2013, pp. 1-9.
12. B. Peng, N. Fisher, and M. Bertogna, "Explicit preemption placement for real-time conditional code," in Proceedings of the IEEE ECRTS, 2014.
13. S. Wasly and R. Pellizzoni, "Hiding Memory Latency Using Fixed Priority Scheduling," in the 20th IEEE Real-Time and Embedded Technology and Applications Symposium, Berlin, 2014.
14. R. Mancuso, R. Dudko, E. Betti, M. Cesati, M. Caccamo, and R. Pellizzoni, "Real-Time Cache Management Framework for Multi-core Architectures," in IEEE RTAS, 2013.
15. "P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual," www. freescale. com, January 2012. [Online]. Available: www. freescale. com
16. R. Mancuso, R. Dudko, and M. Caccamo, "Light-prem: Automated software refactoring for predictable execution on cots embedded systems," in Embedded and Real-Time Computing Systems and Applications (RTCSA), 2014 IEEE 20th International Conference on. IEEE, 2014, pp. 1-10.
17. S. Bak, E. Betti, R. Pellizzoni, M. Caccamo, and L. Sha, "Real-time control of i/o cots peripherals for embedded systems," in Real-Time Systems Symposium, 2009, RTSS 2009. 30th IEEE. IEEE, 2009, pp. 193-203.
18. T. P. Baker, "Multiprocessor EDF and deadline monotonic schedulability analysis," in RTSS. IEEE, 2003, pp. 120-129.
19. S. K. Baruah, "The non-preemptive scheduling of periodic tasks upon multiprocessors," Real-Time Systems, vol. 32, no. 1-2, pp. 9-20, 2006.
20. M. Bertogna, M. Cirinei, and G. Lipari, "Improved schedulability analysis of EDF on multiprocessor platforms," in ECRTS. IEEE, 2005, pp. 209-218.
21. S. Baruah, "Techniques for multiprocessor global schedulability analysis," in RTSS. IEEE, 2007, pp. 119-128.
22. N. Guan, W. Yi, Q. Deng, Z. Gu, and G. Yu, "Schedulability analysis for non-preemptive fixed-priority multiprocessor scheduling," Journal of Systems Architecture, vol. 57, no. 5, pp. 536-546, 2011.
23. B. B. Brandenburg, J. M. Calandrino, and J. H. Anderson, "On the scalability of real-time scheduling algorithms on multicore platforms: A case study. " in RTSS. IEEE, 2008, pp. 157-169.
24. A. Bastoni, B. Brandenburg, and J. Anderson, "Cache-related preemption and migration delays: Empirical approximation and impact on schedulability," Proceedings of OSPERT, pp. 33-44, 2010.
25. N. Guan, W. Yi, Z. Gu, Q. Deng, and G. Yu, "New schedulability test conditions for non-preemptive scheduling on multiprocessor platforms," in RTSS. IEEE, 2008, pp. 137-146.
26. Altera, "Nios ii processor reference handbook," 2009.
27. J. Poovey, T. Conte, M. Levy, and S. Gal-On, "A benchmark characterization of the eembc benchmark suite," Micro, IEEE, vol. 29, no. 5, pp. 18-29, Sept 2009.
28. J. Musmanno, "Data intensive systems (dis) benchmark performance summary," DTIC Document, Tech. Rep., 2003.
29. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, "Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems," in ACM Sigplan Notices, vol. 45, no. 3. ACM, 2010, pp. 335-346.
30. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith, "Fair queuing memory systems," in MICRO. IEEE, 2006, pp. 208-222.
31. G. Yao, R. Pellizzoni, S. Bak, E. Betti, and M. Caccamo, "Memorycentric scheduling for multicore hard real-time systems," Real-Time Systems, vol. 48, no. 6, pp. 681-715, 2012.
32. A. Alhammad and R. Pellizzoni, "Schedulability analysis of global memory-predictable scheduling," in EMSOFT. IEEE, 2014.
33. A. Sarkar, F. Mueller, H. Ramaprasad, and S. Mohan, "Push-assisted migration of real-time tasks in multi-core processors," in ACM Sigplan Notices, vol. 44, no. 7. ACM, 2009, pp. 80-89.
34. R. I. Davis and A. Burns, "A survey of hard real-time scheduling for multiprocessor systems," ACM Computing Surveys (CSUR), vol. 43, no. 4, p. 35, 2011.
35. R. I. Davis, A. Burns, J. Marinho, V. Nelis, S. M. Petters, and M. Bertogna, "Global fixed priority scheduling with deferred preemption," in RTCSA, 2013, pp. 1-11.