A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 3, 2006, Pages 279-290

  Dasygenis, Minas ^a,b   Brockmeyer, Erik ^c   Durinck, Bart ^c   Catthoor, Francky ^a,c   Soudris, Dimitrios ^a,b,d   Thanailakis, Antonios ^b  

^a IEEE   (Greece)

^b DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

^c IMEC   (Belgium)

^d ACM   (Greece)

Author keywords

Computer aided analysis; Design methodology; Memory architecture; Performance; Prefetching

Indexed keywords

DESIGN METHODOLOGY; MEMORY ARCHITECTURE; PREFETCHING;

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; IMAGING SYSTEMS; MULTIMEDIA SYSTEMS; PROGRAM PROCESSORS;

DYNAMIC MECHANICAL ANALYSIS;

EID: 33646413433     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.871759     Document Type: Article

References (44)

1. J. Fritts, "Multi-level memory prefetching for media and stream processors," in Proc. Int. Conf. Multimedia Expo (ICME), 2002, pp. 101-104.
2. T. A. Enger, "Paged control store prefech mechanism," IBM Tech. Disci. Bull., vol. 7, no. 16, pp. 2140-2141, Dec. 1973.
3. B. T. Bennet and P. A. Franaczek, "Cache memory with prefetching of data by priority," IBM Technical Disclosure Bulleting, vol. 18, no. 12, pp. 4231-4232, May 1976.
4. R. L. Lee, P. C. Yew, and D. H. Lawrie, "Data prefetching in shared memory multiprocessors." in Proc. Int. Conf. Parallel Process., 1987, pp. 28-31.
5. A. J. Smith, "Sequential program prefetching in memory hierarchies," IEEE Computer, vol. 11, no. 12, pp. 7-21, Dec. 1978.
6. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proc. Int. Symp. Comput. Arch., 1990, pp. 363-373.
7. J.-L. Baer and T.-F. Chen, "An effective on-chip preloading scheme to reduce data access penalty." in Proc. Supercomputing, 1991, pp. 176-186.
8. J. Fritts, "Multi-level memory prefetching for media and stream processors," in Int. Conf. Multimedia Expo (ICME), 2002, pp. 101-104.
9. R. Lysecky and F. Vahid, "Prefetching for improved bus wrapper performance in cores," ACM Trans. Des. Automat. Electron. Syst., vol. 7, no. 1, pp. 58-90, Jan. 2002.
10. R. Cucchiara, A. Prati, and M. Piccardi, "Improving data prefetching efficacy in multimedia applications." Multimedia Tools Appl., vol. 20, no. 2, pp. 159-178, Jun. 2003.
11. X. Zhuang and H.-H. S. Lee, "A hardware-based cache pollution filtering mechanism for aggressive prefetches," in Proc. IEEE Int. Conf. Parallel Process. (ICPP), 2003, pp. 286-293.
12. A. K. Porterfield, "Software methods for improvement of cache performance on supercomputer applications," Ph.D. dissertation, Rice University, Houston, TX, 1989, Tech. Rep. CRPC-TR89009.
13. D. Callahan, K. Kennedy, and A. Porterfield, "Software prefetching," in Proc. 4th Int. Conf. Arch. Support Prog. Lang. Oper. Syst. (ASPLOS), 1991, pp. 40-52.
14. H. Glenn, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The microarchitecture of the Pentium 4 processor," Intel Technol. J., vol. Ql, pp. 1-10, 2001.
15. K. Yeager, "The MIPS R10000 superscalar microprocessor," IEEE Micro, vol. 16, no. 2, pp. 28-40, Apr. 1996.
16. V. Santhanam, E. H. Gornish, and W. C. Hsu, "Data prefetching on the HP PA-8000," in Proc. 24th Int. Symp. Comput. Arch. (ISCA), 1997, pp. 264-273.
17. T. Mowry, M. Lam, and A. Gupta, "Design and evaluation of a compiler algorithm for prefetching," in Proc. ACM 5th Int. Conf. Arch. Support Program, Lang. Oper. Syst., 1992, pp. 62-73.
18. T. Mowry and A. Gupta, "Tolerating latency through software-controlled data prefetching," J. Parallel Distrib. Comput., vol. 12, no. 2, pp. 87-106, Jun. 1991.
19. C.-K. Luk, "Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors," in Proc. 28th Int. Conf. Comput. Arch., 2001, pp. 40-51.
20. GNU Project, GNU Operating System-Free Software Foundation. [Online]. Available: http://www.gnu.org
21. Intel, Intel Corp. [Online]. Available: http://www.intel.com, 2005
22. E. H. Gornish and A. V. Veidenbaum, "An integrated hardware/software scheme for shared-memory multiprocessors," in Proc. Int. Conf. Parallel Process., 1994, pp. 281-284.
23. T. Chen, "An effective programmable prefetch engine for on-chip caches," in Proc. 28th Int. Symp. Microarch., 1995, pp. 237-242.
24. C. Xia and J. Torrellas, "Improving the data cache performance of multiprocessor operating systems," in Proc. 2nd IEEE Symp. High-Performance Comput. Arch. (HPCA), 1996, pp. 85-94.
25. D. Chiou, S. Devadas, J. Jacos, P. Jain, V. Lee, E. Peserico, P. Portante, L. Rudolph, G. E. Suh, and D. Willenson, "Scheduler-Based Prefetching for Multilevel Memories," Lab. Comput. Sci., MIT, Boston, MA, Group Memo 444, 2001.
26. Z. Wang, D. Burger, K. S. McKinley, S. K. Reinhardt, and C. C. Weems, "Guided region prefetching: A cooperative hardware/software approach." in Proc. 30th Ann. Int. Symp. Comput. Arch., 2003, pp. 388-400.
27. H. Al-Sukhni, I. Bratt, and D. A. Connors, "Compiler-directed contentaware prefetching for dynamic data structures," in Proc. 12th Int. Conf. Parallel Arch. Compilation Tech. (PACT), 2003, pp. 91-102.
28. IMEC [Online]. Available: http://www.imec.be/design/atomium/, 2005
29. F. Catthoor, S. Wuytack, E. D. Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology, Exploration of Memory Organization for Embedded Multimedia System Design. Boston, MA: Kluwer, 1998.
30. "Texas Instrument Code Composer Studio Manuals," Texas Instruments, Dallas, TX, 1999.
31. "TMS320C620x/C670x DSP Program and Date Memory Controller, Direct Memory Access (DMA) Controller," ver. A, Texas Instruments, Dallas, TX, 2004.
32. E. Brockmeyer, M. Miranda, H. Corporaal, and F. Catthoor, "Laver assignment techniques for low energy in multi-layered memory organizations," Proc. Des. Automat. Test Eur., pp. 1070-1075, 2003.
33. I. Issenin, E. Brockmeyer, M. Miranda, and N. Dutt, "Data reuse analysis technique for software-controlled memory hierarchies." in Proc. Des. Automat. Test Eur., 2004, pp. 202-207.
34. S. Wuytack, F. Catthoor, G. D. Jong, and H. J. D. Man, "Minimizing the required memory bandwidth in VLSI system realizations," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 4, pp. 433-441. Dec. 1999.
35. P. Shivakumar and N. Jouppi, "CACTI 3.0: An Integrated Cache Timing, Power and Area Model," COMPAQ, Palo Alto, CA, WRL Res. Rep. 2001/2, 2001.
36. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards. Norwell, MA: Kluwer, 1998.
37. M. Nam, J.-S. Kim, R.-H. Park, and Y. S. Shim, "A fast hierarchical motion vector estimation algorithm using mean pyramid," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 4, pp. 344-351, Aug. 1995.
38. T. Zahariadis and D. Kalivas, "A spiral search algorithm for fast estimation of block motion vectors," in Proc, 8th Euro. Signal Process. Conf. EUSIPCO, 1996, pp. 1079-1082.
39. P. Strobach, "QSDPCM - A new technique in scene adaptive coding," in Proc. 4th Eur. Signal Process. Conf. (EUSIPCO), 1988, pp. 1141-1144.
40. K. Danckaert, F. Catthoor, and H. D. Man, "Platform independent data transfer and storage exploration illustrated on a parallel cavity detection algorithm," in Proc. ACM Conf. Parrallel Distrib. Process. Tech. Appl., 1999, pp. 1669-1675.
41. G. Lafruit, L. Nachtergaele, B. Vahnhoof, and F. Catthoor, "The local wavelet transform: A memory-efficient, high-speed architecture optimized to a region-oriented zero-tree coder," Integr. Comput.-Aided Eng., vol. 7, no. 2, pp. 89-103, 2000.
42. M. Proesmans, L. V. Gool, and A. Ossterlinkck, "One shot active 3D shape reconstruction," in Proc. 13th Int. Conf. Pattern Recognit.: Appl. Robot. Syst. (ICPR), 1996, pp. 336-340.
43. "Power Consumption Summary," Texas Instruments, Dallas, TX, SPRA486C, 2002.
44. J. Edler and M. Hill, Dinero IV Trace-Driven Uniprocessor Cache Simulator (1997) [Online]. Available: http://www.cs.wisc.edu/markhill/DineroIV/