Survey of recent prefetching techniques for processor caches

ACM Computing Surveys

Volumn 49, Issue 2, 2016, Pages

  Mittal, Sparsh ^a  

^a OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

Cache pollution; Classification; Data prefetching; Hardware (HW) prefetching; Helper thread prefetching; Instruction prefetching; Review; Software (SW) prefetching; Speculative pre execution

Indexed keywords

CLASSIFICATION (OF INFORMATION); ENERGY EFFICIENCY; REVIEWS;

CACHE POLLUTION; DATA PRE-FETCHING; INSTRUCTION PREFETCHING; PREFETCHING; SPECULATIVE PRE-EXECUTION;

SURVEYS;

EID: 84965105240     PISSN: 03600300     EISSN: 15577341     Source Type: Journal    
DOI: 10.1145/2907071     Document Type: Article

References (108)

1. Tor Aamodt, Pedro Marcuello, Paul Chow, Per Hammarlund, and Hong Wang. 2002. Prescient instruction prefetch. In Workshop on Multithreaded Execution, Architecture and Compilation. 2-10.
2. Alaa R. Alameldeen and David A. Wood. 2007. Interactions between compression and prefetching in chip multiprocessors. In HPCA. 228-239.
3. Jorge Albericio, Rubén Gran, Pablo Ibánez, Víctor Viñals, and Jose María Llabería. 2012. ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache. ACM Trans. Arch. Code Opt. 8, 4 (2012), 19.
4. Murali Annavaram, Jignesh M. Patel, and Edward S. Davidson. 2001a. Call graph prefetching for database applications. In International Symposium on High-Performance Computer Architecture. 281-290.
5. Murali Annavaram, Jignesh M. Patel, and Edward S. Davidson. 2001b. Data prefetching by dependence graph precomputation. In International Symposium on Computer Architecture. 52-61.
6. Rajeev Balasubramonian, Sandhya Dwarkadas, and David H. Albonesi. 2001. Dynamically allocating processor resources between nearby and distant ILP. In International Symposium on Computer Architecture. 26-37.
7. Jean Christophe Beyler and Philippe Clauss. 2007. Performance driven data cache prefetching in a dynamic software optimization system. In International Conference on Supercomputing. 202-209.
8. Burton H. Bloom. 1970. Space/time trade-offs in hash coding with allowable errors. Commun. ACM 13, 7 (1970), 422-426.
9. Ioana Burcea, Stephen Somogyi, Andreas Moshovos, and Babak Falsafi. 2008. Predictor virtualization. In International Conference on Architectural Support for Programming Languages and Operating Systems. 157-167.
10. Jason F. Cantin, Mikko H. Lipasti, and James E. Smith. 2006. Stealth prefetching. In International Conference on Architectural Support for Programming Languages and Operating Systems. 274-282.
11. Mainak Chaudhuri, Jayesh Gaur, Nithiyanandan Bashyam, Sreenivas Subramoney, and Joseph Nuzman. 2012. Introducing hierarchy- Awareness in replacement and bypass algorithms for last-level caches. In International Conference on Parallel Architectures and Compilation Techniques. 293-304.
12. Chi F. Chen, Se-Hyun Yang, Babak Falsafi, and Andreas Moshovos. 2004. Accurate and complexity-effective spatial pattern prediction. In International Symposium on High Performance Computer Architecture. 276-287.
13. Shimin Chen, Anastassia Ailamaki, Phillip B. Gibbons, and Todd C. Mowry. 2007. Improving hash join performance through prefetching. ACM Trans. Database Syst. 32, 3 (2007), 17.
14. Tien-Fu Chen and Jean-Loup Baer. 1995. Effective hardware-based data prefetching for high-performance processors. IEEE Trans. Comput. 44, 5 (1995), 609-623.
15. Xi E. Chen and Tor M. Aamodt. 2008. Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. In International Symposium on Micro architecture. 59-70.
16. Trishul M. Chilimbi and Martin Hirzel. 2002. Dynamic hot data stream prefetching for general-purpose programs. ACM SIGPLAN Notices 37, 5 (2002), 199-209.
17. Yuan Chou. 2007. Low-cost epoch-based correlation prefetching for commercial applications. In International Symposium on Micro architecture. 301-313.
18. Jamison Collins, Suleyman Sair, Brad Calder, and Dean M. Tullsen. 2002. Pointer cache assisted prefetching. In International Symposium on Micro architecture. 62-73.
19. Jamison D. Collins, Dean M. Tullsen, Hong Wang, and John P. Shen. 2001a. Dynamic speculative precomputation. In International Symposium on Micro architecture. 306-317.
20. Jamison D. Collins, Hong Wang, Dean M. Tullsen, Christopher Hughes, Yong-Fong Lee, Dan Lavery, and John P. Shen. 2001b. Speculative precomputation: Long-range prefetching of delinquent loads. In International Symposium on Computer Architecture. 14-25.
21. Xianglei Dang, Xiaoyin Wang, Dong Tong, Junlin Lu, Jiangfang Yi, and Keyi Wang. 2012. S/DC: A storage and energy efficient data prefetcher. In Conference on Design, Automation and Test in Europe. 461-466.
22. Xianglei Dang, Xiaoyin Wang, Dong Tong, Zichao Xie, Lingda Li, and Keyi Wang. 2013. An adaptive filtering mechanism for energy efficient data prefetching. In Asia and South Pacific Design Automation Conference (ASP-DAC). 332-337.
23. Pedro Diaz and Marcelo Cintra. 2009. Stream chaining: Exploiting multiple levels of correlation in data prefetching. In International Symposium on Computer Architecture (ISCA). 81-92.
24. Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, and Yale N. Patt. 2011. Prefetch- Aware shared resource management for multi-core systems. International Symposium on Computer Architecture (ISCA) (2011), 141-152.
25. Eiman Ebrahimi, Onur Mutlu, Chang Joo Lee, and Yale N. Patt. 2009. Coordinated control of multiple prefetchers in multi-core systems. In International Symposium on Micro architecture. 316-326.
26. Philip G. Emma, Allan Hartstein, Thomas R. Puzak, and Viji Srinivasan. 2005. Exploring the limits of prefetching. IBM J. Res. Dev. 49, 1 (2005), 127-144.
27. Ayose Falcón, Alex Ramirez, and Mateo Valero. 2005. Effective instruction prefetching via fetch prestaging. In International Parallel and Distributed Processing Symposium (IPDPS).
28. Babak Falsafi and Thomas F. Wenisch. 2014. A primer on hardware prefetching. Synth. Lect. Comput. Arch. 9, 1 (2014), 1-67.
29. Michael Ferdman and Babak Falsafi. 2007. Last- Touch correlated data streaming. In International Symposium on Performance Analysis of Systems & Software (ISPASS). 105-115.
30. Michael Ferdman, Cansu Kaynak, and Babak Falsafi. 2011. Proactive instruction fetch. In International Symposium on Micro architecture. 152-162.
31. Michael Ferdman, Thomas F. Wenisch, Anastasia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2008. Temporal instruction fetch streaming. In International Symposium on Micro architecture. 1-10.
32. Adi Fuchs, Shie Mannor, Uri Weiser, and Yoav Etsion. 2014. Loop- Aware memory prefetching using code block working sets. In International Symposium on Micro architecture. 533-544.
33. Ilya Ganusov and Martin Burtscher. 2005. Future execution: A hardware prefetching technique for chip multiprocessors. In International Conference on Parallel Architectures and Compilation Techniques. 350-360.
34. Ilya Ganusov and Martin Burtscher. 2006. Efficient emulation of hardware prefetchers via event-driven helper threading. In International Conference on Parallel Architectures and Compilation Techniques. 144-153.
35. Yao Guo, Pritish Narayanan, Mahmoud Abdullah Bennaser, Saurabh Chheda, and Csaba Andras Moritz. 2011. Energy-efficient hardware data prefetching. IEEE Trans. Very Large Scale Integr. Syst. 19, 2 (2011), 250-263.
36. D. Guttman, M. T. Kandemir, Meenakshi Arunachalam, and Vlad Calina. 2015. Performance and energy evaluation of data prefetching on intel Xeon Phi. In International Symposium on Performance Analysis of Systems and Software (ISPASS). 288-297. DOI: http://dx.doi.org/10.1109/ISPASS.2015.7095814.
37. Zhigang Hu, Margaret Martonosi, and Stefanos Kaxiras. 2003. TCP: Tag correlating prefetchers. In International Symposium on High-Performance Computer Architecture. 317-326.
38. Yan Huang, Zhi-min Gu, Jie Tang, Min Cai, Jianxun Zhang, and Ninghan Zheng. 2012. Reducing cache pollution of threaded prefetching by controlling prefetch distance. In International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW). 1812-1819.
39. Christopher J. Hughes and Sarita V. Adve. 2005. Memory-side prefetching for linked data structures for processor-in-memory systems. J. Parallel and Distrib. Comput. 65, 4 (2005), 448-463.
40. Ibrahim Hur and Calvin Lin. 2006. Memory prefetching using adaptive stream detection. In International Symposium on Micro architecture. 397-408.
41. Ibrahim Hur and Calvin Lin. 2009. Feedback mechanisms for improving probabilistic memory prefetching. In International Symposium on High Performance Computer Architecture (HPCA). 443-454.
42. Sorin Iacobovici, Lawrence Spracklen, Sudarshan Kadambi, Yuan Chou, and Santosh G. Abraham. 2004. Effective stream-based and execution-based data prefetching. In International Conference on Supercomputing. 1-11.
43. Akanksha Jain and Calvin Lin. 2013. Linearizing irregular memory accesses for improved correlated prefetching. In International Symposium on Micro architecture. 247-259.
44. Victor Jiménez, Roberto Gioiosa, Francisco J. Cazorla, Alper Buyuktosunoglu, Pradip Bose, and Francis P. O'Connell. 2012. Making data prefetch smarter: Adaptive prefetching on POWER7. In International Conference on Parallel Architectures and Compilation Techniques. 137-146.
45. Doug Joseph and Dirk Grunwald. 1997. Prefetching using Markov predictors. In International Symposium on Computer Architecture. 252-263.
46. Norman P. Jouppi. 1990. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In International Symposium on Computer Architecture. 364-373.
47. David Kadjo, Jinchun Kim, Prabal Sharma, Reena Panda, Paul Gratz, and Daniel Jimenez. 2014. B-fetch: Branch prediction directed prefetching for chip-multiprocessors. In International Symposium on Micro architecture (MICRO). 623-634.
48. Mahmut Kandemir, Yuanrui Zhang, and Ozcan Ozturk. 2009. Adaptive prefetching for shared cache based chip multiprocessors. In Conference on Design, Automation and Test in Europe. 773-778.
49. Hui Kang and Jennifer L. Wong. 2013. To hardware prefetch or not to prefetch? A virtualized environment study and core binding approach. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 357-368.
50. Cansu Kaynak, Boris Grot, and Babak Falsafi. 2013. SHIFT: Shared history instruction fetch for lean-core server processors. In International Symposium on Micro architecture. 272-283.
51. Muneeb Khan, Andreas Sandberg, and Erik Hagersten. 2014. A case for resource efficient prefetching in multicores. In International Conference on Parallel Processing (ICPP). 101-110.
52. Taesu Kim, Dali Zhao, and Alexander V. Veidenbaum. 2014. Multiple stream tracker: A new hardware stride prefetcher. In Computing Frontiers. 34.
53. Aasheesh Kolli, Ali Saidi, and Thomas F. Wenisch. 2013. RDIP: Return- Address-stack directed instruction prefetching. In International Symposium on Micro architecture. 260-271.
54. Sanjeev Kumar and Christopher Wilkerson. 1998. Exploiting spatial locality in data caches using spatial footprints. In International Symposium on Computer Architecture. 357-368.
55. An-Chow Lai, Cem Fide, and Babak Falsafi. 2001. Dead-block prediction & dead-block correlating prefetchers. In International Symposium on Computer Architecture. 144-154.
56. Chang Joo Lee, Onur Mutlu, Veynu Narasiman, and Yale N. Patt. 2008. Prefetch- Aware DRAM controllers. In International Symposium on Micro architecture. 200-209.
57. Jaekyu Lee, Hyesoon Kim, and Richard Vuduc. 2012. When prefetching works, when it doesn't, and why. ACM Trans. Arch. Code Opt. 9, 1 (2012), 21-229.
58. Chungsoo Lim and Gregory T. Byrd. 2008. Exploiting producer patterns and L2 cache for timely dependencebased prefetching. In International Conference on Computer Design. IEEE, 685-692.
59. Wei-Fen Lin, Steven K. Reinhardt, and Doug Burger. 2001a. Reducing DRAM latencies with an integrated memory hierarchy design. In International Symposium on High-Performance Computer Architecture. 301-312.
60. Wei-Fen Lin, Steven K. Reinhardt, Doug Burger, and Thomas R. Puzak. 2001b. Filtering superfluous prefetches using density vectors. In International Conference on Computer Design. 124-132.
61. Fang Liu and Yan Solihin. 2011. Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors. In ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. 37-48.
62. Gang Liu, Jih-Kwon Peir, and Victor Lee. 2012. Miss-correlation folding: Encoding per-block miss correlations in compressed DRAM for data prefetching. In International Parallel & Distributed Processing Symposium (IPDPS). 691-702.
63. Jiwei Lu, Howard Chen, Rao Fu, Wei-Chung Hsu, Bobbie Othmer, Pen-Chung Yew, and Dong-Yuan Chen. 2003. The performance of runtime data cache prefetching in a dynamic optimization system. In International Symposium on Micro architecture. 180-190.
64. Jiwei Lu, Abhinav Das, Wei-Chung Hsu, Khoa Nguyen, and Santosh G. Abraham. 2005. Dynamic helper threaded prefetching on the sun Ultra SPARCR-CMP processor. In International Symposium on Micro architecture.
65. Chi-Keung Luk. 2001. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. In International Symposium on Computer Architecture. 40-51.
66. R. Manikantan and R. Govindarajan. 2008. Focused prefetching: Performance oriented prefetching based on commit stalls. In International Conference on Supercomputing. 339-348.
67. R. Manikantan, R. Govindarajan, and Kaushik Rajan. 2011. Extended histories: Improving regularity and performance in correlation prefetchers. In International Conference on High Performance and Embedded Architectures and Compilers. 67-76.
68. Jaydeep Marathe and Frank Mueller. 2008. P Fetch: Software prefetching exploiting temporal predictability of memory access streams. In Workshop on Memory Performance: Dealing with Applications, Systems and Architecture (MEDEA). 1-8.
69. Sanyam Mehta, Zhenman Fang, Antonia Zhai, and Pen-Chung Yew. 2014. Multi-stage coordinated prefetching for present-day processors. In International Conference on Supercomputing. 73-82.
70. Sparsh Mittal. 2014. A survey of architectural techniques for improving cache power efficiency. Elsev. Sust. Comput.: Inform. Syst. 4, 1 (2014), 33-43.
71. Sparsh Mittal and Jeffrey Vetter. 2015. A survey of techniques for modeling and improving reliability of computing systems. IEEE Trans. Parallel Distrib. Syst. (2015).
72. Sparsh Mittal, Jeffrey S. Vetter, and Dong Li. 2015. A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE Trans. Parallel Distrib. Syst. (2015).
73. Todd C. Mowry, Monica S. Lam, and Anoop Gupta. 1992. Design and evaluation of a compiler algorithm for prefetching. In International Conference on Architectural Support for Programming Languages and Operating Systems. 62-73.
74. Kyle J. Nesbit, Ashutosh S.Dhodapkar, and James E. Smith. 2004. AC/DC: An adaptive data cache prefetcher. In International Conference on Parallel Architectures and Compilation Techniques. 135-145.
75. Kyle J. Nesbit and James E. Smith. 2004. Data cache prefetching using a global history buffer. International Symposium on High Performance Computer Architecture (2004).
76. Biswabandan Panda and Shankar Balachandran. 2014. X Stream: Cross-core spatial streaming based MLC prefetchers for parallel applications in CMPs. In International Conference on Parallel Architectures and Compilation. 87-98.
77. Jih-Kwon Peir, Shih-Chang Lai, Shih-Lien Lu, Jared Stark, and Konrad Lai. 2002. Bloom filtering cache misses for accurate data speculation and prefetching. In International Conference on Supercomputing. 189-198.
78. Seth H. Pugsley, Zeshan Chishti, Chris Wilkerson, Peng-fei Chuang, Robert L. Scott, Aamer Jaleel, Shih-Lien Lu, Kingsum Chow, and Rajeev Balasubramonian. 2014. Sandbox prefetching: Safe run- Time evaluation of aggressive prefetchers. In International Symposium on High Performance Computer Architecture (HPCA). 626-637.
79. Rodric M. Rabbah, Hariharan Sandanagobalane, Mongkol Ekpanyapong, and Weng-Fai Wong. 2004. Compiler orchestrated prefetching via speculation and predication. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 189-198.
80. K. Raghavendra, B. Panda, and M. Mutyam. 2015. PBC: Prefetched blocks compaction. IEEE Trans. Comput. (2015). DOI: http://dx.doi.org/10.1109/TC.2015.2493533.
81. Glenn Reinman, Brad Calder, and Todd Austin. 1999. Fetch directed instruction prefetching. In International Symposium on Micro architecture. 16-27.
82. Amir Roth, Andreas Moshovos, and Gurindar S. Sohi. 1998. Dependence based prefetching for linked data structures. In International Conference on Architectural Support for Programming Languages and Operating Systems. 115-126.
83. Suleyman Sair, Timothy Sherwood, and Brad Calder. 2002. Quantifying load stream behavior. In International Symposium on High-Performance Computer Architecture. 197-208.
84. Saurabh Sharma, Jesse G. Beu, and Thomas M. Conte. 2005. Spectral prefetcher: An effective mechanism for L2 cache prefetching. ACM Trans. Arch. Code Opt. 2, 4 (2005), 423-450.
85. Timothy Sherwood, Suleyman Sair, and Brad Calder. 2000. Predictor-directed stream buffers. In International Symposium on Micro architecture. 42-53.
86. D. Solihin, Jaejin Lee, and Josep Torrellas. 2003. Correlation prefetching with a user-level memory thread. IEEE Trans. Parallel Distrib. Syst. 14, 6 (2003), 563-580.
87. Stephen Somogyi, Thomas F. Wenisch, Anastasia Ailamaki, and Babak Falsafi. 2009. Spatio- Temporal memory streaming. In International Symposium on Computer Architecture (ISCA). 69-80.
88. Stephen Somogyi, Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2006. Spatial memory streaming. In International Symposium on Computer Architecture (ISCA). 252-263.
89. Lawrence Spracklen, Yuan Chou, and Santosh G. Abraham. 2005. Effective instruction prefetching in chip multiprocessors for modern commercial applications. In International Symposium on High-Performance Computer Architecture (HPCA). 225-236.
90. Santhosh Srinath, Onur Mutlu, Hyesoon Kim, and Yale N. Patt. 2007. Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers. In International Symposium on High Performance Computer Architecture. 63-74.
91. Viji Srinivasan, Edward S. Davidson, and Gary S. Tyson. 2004. A prefetch taxonomy. IEEE Trans. Comput. 53, 2 (2004), 126-140.
92. Viji Srinivasan, Edward S. Davidson, Gary S. Tyson, Mark J. Charney, and Thomas R. Puzak. 2001. Branch history guided instruction prefetching. In International Symposium on High-Performance Computer Architecture (HPCA). 291-300.
93. Steven P. Vanderwiel and David J. Lilja. 2000. Data prefetch mechanisms. Comput. Surv. 32, 2 (2000), 174-199.
94. Santhosh Verma and David M. Koppelman. 2012. The interaction and relative effectiveness of hardware and software data prefetch. J. Circ., Syst. Comput. 21, 02 (2012).
95. Zhenlin Wang, Doug Burger, Kathryn S. McKinley, Steven K. Reinhardt, and Charles C. Weems. 2003. Guided region prefetching: A cooperative hardware/software approach. In International Symposium on Computer Architecture (ISCA). 388-398.
96. Thomas F. Wenisch, Michael Ferdman, Anastasia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2009. Practical off-chip meta-data for temporal memory streaming. In International Symposium on High Performance Computer Architecture (HPCA). 79-90.
97. Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Anastassia Ailamaki, and Babak Falsafi. 2005. Temporal streaming of shared memory. In International Symposium on Computer Architecture (ISCA). 222-233.
98. Carole-Jean Wu, Aamer Jaleel, Margaret Martonosi, Simon C. Steely Jr, and Joel Emer. 2011. PACMan: Prefetch- Aware cache management for high performance caching. In International Symposium on Micro architecture. 442-453.
99. C.-J. Wu and Margaret Martonosi. 2011. Characterization and dynamic mitigation of intra- Application cache interference. In International Symposium on Performance Analysis of Systems and Software (ISPASS). 2-11.
100. Jun Yan and Wei Zhang. 2008. Analyzing the worst-case execution time for instruction caches with prefetching. ACM Trans. Embedd. Comput. Syst. 8, 1 (2008), 7.
101. Chia-Lin Yang and Alvin R. Lebeck. 2000. Push vs. pull: Data movement for linked data structures. In International Conference on Supercomputing. 176-186.
102. Praveen Yedlapalli, Jagadish Kotra, Emre Kultursay, Mahmut Kandemir, Chita R. Das, and Anand Sivasubramaniam. 2013. Meeting midway: Improving CMP performance with memory-side prefetching. In International Conference on Parallel Architectures and Compilation Techniques. 289-298.
103. Jiyang Yu and Peng Liu. 2014. A thread- Aware adaptive data prefetcher. In International Conference on Computer Design (ICCD). 278-285.
104. Weifeng Zhang, Brad Calder, and Dean M. Tullsen. 2006. A self-repairing prefetcher in an event-driven dynamic optimization framework. In International Symposium on Code Generation and Optimization. 50-64.
105. Weifeng Zhang, Dean M. Tullsen, and Brad Calder. 2007. Accelerating and adapting precomputation threads for effcient prefetching. In International Symposium on High Performance Computer Architecture (HPCA). 85-95.
106. Yi Zhang, Steve Haga, and Rajeev Barua. 2002. Execution history guided instruction prefetching. In International Conference on Supercomputing. 199-208.
107. Huaiyu Zhu, Yong Chen, and Xian-He Sun. 2010. Timing local streams: Improving timeliness in data prefetching. In International Conference on Supercomputing. 169-178.
108. Craig Zilles and Gurindar Sohi. 2001. Execution-based prediction using speculative slices. In International Symposium on Computer Architecture. 2-13.