Light-PREM: Automated software refactoring for predictable execution on COTS embedded systems

RTCSA 2014 - 20th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications

Volumn , Issue , 2014, Pages

  Mancuso, Renato ^a   Dudko, Roman ^a   Caccamo, Marco ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMMERCIAL OFF-THE-SHELF; REAL TIME SYSTEMS; SOFTWARE DESIGN;

COMMERCIAL OFF-THE-SHELF COMPONENTS; COMMODITY HARDWARE; NOVEL TECHNIQUES; PHYSICAL RESOURCES; REAL-TIME APPLICATION; REAL-TIME EMBEDDED SYSTEMS; SOFTWARE REFACTORING; WORST-CASE EXECUTION TIME;

EMBEDDED SYSTEMS;

EID: 84908608912     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2014.6910515     Document Type: Conference Paper

References (28)

1. R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, and R. Kegley. A predictable execution model for COTS-based embedded systems. In Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 11, pages 269-279, Washington, DC, USA, 2011. IEEE Computer Society.
2. S. Bak, E. Betti, R. Pellizzoni, M Caccamo, and L. Sha. Real-time I/O management system with virtualized COTS peripherals. In Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, RTSS 09, pages 193-203, Washington, DC, USA, 2009. IEEE Computer Society.
3. A. Arnaud and I. Puaut. Dynamic instruction cache locking in hard real-time systems. In Proc. of the 14th International Conference on Real-Time and Network Systems (RNTS), Poitiers, France, May 2006.
4. J. Liedtke, H. Haertig, and M. Hohmuth. OS-Controlled cache predictability for real-time systems. In Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS 97), RTAS 97, pages 213-, Washington, DC, USA, 1997. IEEE Computer Society.
5. R. Mancuso, R. Dudko, E. Betti, M. Cesati, M. Caccamo, and R. Pellizzoni. Real-time cache management framework for multi-core architectures. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), RTAS13, pages 45-54, Philadelphia, PA, USA, April 2013. IEEE Computer Society.
6. G. Yao, R. Pellizzoni, S. Bak, E. Betti, and M. Caccamo. Memorycentric scheduling for multicore hard real-time systems. In Real-Time Systems. Springer, 2011.
7. C. Lattner and V. Adve. LLVM: a compilation framework for lifelong program analysis &transformation. In Code Generation and Optimization, CGO 2004. International Symposium on, pages 75-86, march 2004.
8. E. Youngdale. Kernel Korner: The elf object file format: Introduction. Linux J., 1995(12es), April 1995.
9. T. Liu, M. Li, and C. J. Xue. Instruction cache locking for multi-task real-time embedded systems. Real-Time Syst., 48(2):166-197, March 2012.
10. R. Hund, C. Willems, and T. Holz. Practical timing side channel attacks against kernel space ASLR. In Proceedings of the 2013 IEEE Symposium on Security and Privacy, SP 13, pages 191-205, Washington, DC, USA, 2013. IEEE Computer Society.
11. EEMBC benchmarkig suite. http://www.eembc.org/, 2012.
12. MiBench benchmarking suite. http://www.eecs.umich.edu/mibench/, 2002.
13. D. Callahan, K. Kennedy, and A. Porterfield. Software prefetching. SIGPLAN Not., 26(4):40-52, April 1991.
14. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. SIGPLAN Not., 27(9):62-73, September 1992.
15. T. C. Mowry. Tolerating latency in multiprocessors through compilerinserted prefetching. ACM Trans. Comput. Syst., 16(1):55-92, February 1998.
16. Y. Wu. Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching. SIGPLAN Not., 37(5):210-221, May 2002.
17. Y. Wu, M. J. Serrano, R. Krishnaiyer, W. Li, and J. Fang. Value-profile guided stride prefetching for irregular code. In Proceedings of the 11th International Conference on Compiler Construction, CC 02, pages 307-324, London, UK, UK, 2002. Springer-Verlag.
18. C. K. Luk and T. C. Mowry. Automatic compiler-inserted prefetching for pointer-based applications. IEEE Transactions on Computers, 48, 1999.
19. C. K. Luk and T. C. Mowry. Compiler-based prefetching for recursive data structures. SIGPLAN Not., 31(9):222-233, September 1996.
20. T. Inagaki, T. Onodera, H. Komatsu, and T. Nakatani. Stride prefetching by dynamically inspecting objects. SIGPLAN Not., 38(5):269-277, May 2003.
21. C. K. Luk, R. Muth, H. Patil, R. Weiss, P. G. Lowney, and R. Cohn. Profile-guided post-link stride prefetching. In Proceedings of the 16th international conference on Supercomputing, ICS 02, pages 167-178, New York, NY, USA, 2002. ACM.
22. T. M. Chilimbi and M. Hirzel. Dynamic hot data stream prefetching for general-purpose programs. In Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, PLDI 02, pages 199-209, New York, NY, USA, 2002. ACM.
23. C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt, H. Theiling, S. Thesing, and R. Wilhelm. Reliable and precise wcet determination for a real-life processor. In ThomasA. Henzinger and ChristophM. Kirsch, editors, Embedded Software, volume 2211 of Lecture Notes in Computer Science, pages 469-485. Springer Berlin Heidelberg, 2001.
24. R. Heckmann and C. Ferdinand. Verifying safety-critical timing and memory-usage properties of embedded software by abstract interpretation. In Design, Automation and Test in Europe, 2005. Proceedings, pages 618-619 Vol. 1, 2005.
25. Y. Solihin, J. Lee, and J. Torrellas. Correlation prefetching with a userlevel memory thread. IEEE Trans. Parallel Distrib. Syst., 14(6):563-580, June 2003.
26. Z. Fang, L. Zhang, J. B. Carter, S. A. Mckee, A. Ibrahim, M. A. Parker, and X. Jiang. Active memory controller. J. Supercomput., 62(1):510-549, October 2012.
27. A. R. Adl-Tabatabai, R. L. Hudson, M. J. Serrano, and S. Subramoney. Prefetch injection based on hardware monitoring and object metadata. SIGPLAN Not., 39(6):267-276, June 2004.
28. O. Gamoudi, N. Drach, and K. Heydemann. Using runtime activity to dynamically filter out inefficient data prefetches. In Proceedings of the 17th international conference on Parallel processing-Volume Part I, Euro-Par11, pages 338-350, Berlin, Heidelberg, 2011. Springer-Verlag.