Hierarchical power management for asymmetric multi-core in dark silicon era

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Muthukaruppan, Thannirmalai Somu ^a   Pricopi, Mihai ^a   Venkataramani, Vanchinathan ^a   Mitra, Tulika ^a   Vishin, Sanjay ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b Cambridge Silicon Radio ^*  (United Kingdom)

Author keywords

Asymmetric multi core; Feedback controller; Power management

Indexed keywords

FEEDBACK CONTROLLER; HIERARCHICAL POWER MANAGEMENT; MULTI CORE; MULTI-CORE PLATFORMS; MULTICORE ARCHITECTURES; MULTIPLE CONTROLLERS; POWER MANAGEMENTS; POWER-PERFORMANCE EFFICIENCY;

ARM PROCESSORS; COMPUTER AIDED DESIGN; COMPUTER OPERATING SYSTEMS; ENERGY MANAGEMENT; SILICON;

COMPUTER ARCHITECTURE;

EID: 84879849487     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488949     Document Type: Conference Paper

References (20)

1. SPEC CPU Benchmarks. http://www.spec.org/benchmarks.html.
2. ARM Ltd., 2011. http://www.arm.com/products/tools/development-boards/ versatile-express/index.php.
3. Linaro Ubuntu release for Vexpress, November 2012. http://releases. linaro.org/12.10/ubuntu/vexpress/.
4. Bienia et al. The PARSEC benchmark suite: characterization and architectural implications. PACT, 2008.
5. Cochran et al. Pack & Cap: Adaptive DVFS and thread packing under power caps. In MICRO, 2011.
6. Cong et al. Energy-efficient scheduling on heterogeneous multi-core architectures. In ISLPED, 2012.
7. Esmaeilzadeh et al. Dark silicon and the end of multicore scaling. In ISCA, 2011.
8. Hoffmann et al. Application heartbeats: A generic interface for specifying program performance and goals in autonomous computing environments. In ICAC, 2010.
9. Koufaty et al. Bias scheduling in heterogeneous multi-core architectures. In EuroSys, 2010.
10. Kumar et al. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In MICRO, 2003.
11. Li et al. Efficient operating system scheduling for performance- asymmetric multi-core architectures. In ACM/IEEE conference on Supercomputing, 2007.
12. Li et al. Operating system support for overlapping-ISA heterogeneous multi-core architectures. In HPCA, 2010.
13. Ma et al. Scalable power control for many-core architectures running multi-threaded applications. ACM SIGARCH, 2011.
14. Mishra et al. CPM in CMPs: Coordinated power management in chip-multiprocessors. In High Performance Computing, Networking, Storage and Analysis (SC), 2010 International Conference for.
15. Raghavendra et al. No power struggles: Coordinated multi-level power management for the data center. In ACM SIGOPS, 2008.
16. Rotem et al. Power-management architecture of the intel microarchitecture code-named sandy bridge. MICRO, 2012.
17. Saez et al. A comprehensive scheduler for asymmetric multicore systems. In EuroSys. ACM, 2010.
18. Van Craeynest et al. Scheduling heterogeneous multi-cores through performance impact estimation (pie). In ISCA, 2012.
19. Venkata et al. Sd-vbs: The San Diego Vision Benchmark suite. In IISWC, 2009.
20. Wang et al. Adaptive power control with online model estimation for chip multiprocessors. Parallel and Distributed Systems, IEEE Transactions on, 2011.