-
1
-
-
85020832149
-
The challenge of the multi-cores: Think sequential, run parallel
-
Berkeley, CA: University of California
-
Allen, F. 2008 The challenge of the multi-cores: think sequential, run parallel. Regents' Lecture. Berkeley, CA: University of California.
-
(2008)
Regents' Lecture
-
-
Allen, F.1
-
3
-
-
41149172734
-
Compositional quantitative reasoning
-
doi:10.1109/QEST.2006.11
-
Chatterjee, K., de Alfaro, L., Faella, M., Henzinger, T. A., Majumdar, R. & Stoelinga, M. 2006 Compositional quantitative reasoning. In Proc. IEEE Conf. on Quantitative Evaluation of Systems (QEST), pp. 179-188. (doi:10.1109/QEST.2006.11)
-
(2006)
Proc. IEEE Conf. on Quantitative Evaluation of Systems (QEST)
, pp. 179-188
-
-
Chatterjee, K.1
de Alfaro, L.2
Faella, M.3
Henzinger, T.A.4
Majumdar, R.5
Stoelinga, M.6
-
4
-
-
49749093744
-
Logical reliability of interacting real-time tasks
-
doi:10.1109/DATE.2008.4484790
-
Chatterjee, K., Ghosal, A., Henzinger, T. A., Iercan, D., Kirsch, C. M., Pinello, C. & Sangiovanni-Vincentelli, A. 2008 Logical reliability of interacting real-time tasks. In Proc. Design, Automation, and Test in Europe (DATE), pp. 909-914. (doi:10.1109/DATE.2008.4484790)
-
(2008)
Proc. Design, Automation, and Test in Europe (DATE)
, pp. 909-914
-
-
Chatterjee, K.1
Ghosal, A.2
Henzinger, T.A.3
Iercan, D.4
Kirsch, C.M.5
Pinello, C.6
Sangiovanni-Vincentelli, A.7
-
5
-
-
35248855366
-
-
de Alfaro, L., Henzinger, T. A. & Majumdar, R. 2003 Discounting the future in systems theory. In Proc. Int. Colloquium on Automata, Languages, and Programming (ICALP), Lecture Notes in Computer Science, 2719, pp. 1022-1037. Berlin, Germany: Springer. (doi:10.1007/3-540-45061-0_79)
-
de Alfaro, L., Henzinger, T. A. & Majumdar, R. 2003 Discounting the future in systems theory. In Proc. Int. Colloquium on Automata, Languages, and Programming (ICALP), Lecture Notes in Computer Science, vol. 2719, pp. 1022-1037. Berlin, Germany: Springer. (doi:10.1007/3-540-45061-0_79)
-
-
-
-
6
-
-
34547367417
-
The case for the precision-timed PRET machine
-
doi:10.1109/DAC.2007.375165
-
Edwards, S. A. & Lee, E. A. 2007 The case for the precision-timed PRET machine. In Proc. Design Automation Conference (DAC), pp. 264-265. (doi:10.1109/DAC.2007.375165)
-
(2007)
Proc. Design Automation Conference (DAC)
, pp. 264-265
-
-
Edwards, S.A.1
Lee, E.A.2
-
8
-
-
36248961570
-
The discipline of embedded systems design
-
doi:10.1109/MC.2007.364
-
Henzinger, T. A. & Sifakis, J. 2007 The discipline of embedded systems design. IEEE Comput. 40, 36-44. (doi:10.1109/MC.2007.364)
-
(2007)
IEEE Comput
, vol.40
, pp. 36-44
-
-
Henzinger, T.A.1
Sifakis, J.2
-
9
-
-
0242527741
-
GIOTTO: A time-triggered language for embedded programming
-
doi:10.1109/JPROC.2002.805825
-
Henzinger, T. A., Horowitz, B. & Kirsch, C. M. 2003 GIOTTO: a time-triggered language for embedded programming. Proc. IEEE 91, 84-99. (doi:10.1109/JPROC.2002.805825)
-
(2003)
Proc. IEEE
, vol.91
, pp. 84-99
-
-
Henzinger, T.A.1
Horowitz, B.2
Kirsch, C.M.3
-
10
-
-
49649122666
-
The complexity challenge in embedded system design
-
Technical report 55, Technical University of Vienna
-
Kopetz, H. 2007 The complexity challenge in embedded system design. Technical report 55, Technical University of Vienna.
-
(2007)
-
-
Kopetz, H.1
-
11
-
-
22944473608
-
Absolutely positively on time: What would it take?
-
doi:10.1109/MC.2005.211
-
Lee, E. A. 2005 Absolutely positively on time: what would it take? IEEE Comput. 38, 85-87. (doi:10.1109/MC.2005.211)
-
(2005)
IEEE Comput
, vol.38
, pp. 85-87
-
-
Lee, E.A.1
-
12
-
-
33646892173
-
The problem with threads
-
doi:10.1109/MC.2006.180
-
Lee, E. A. 2006 The problem with threads. IEEE Comput. 39, 33-42. (doi:10.1109/MC.2006.180)
-
(2006)
IEEE Comput
, vol.39
, pp. 33-42
-
-
Lee, E.A.1
-
13
-
-
0002891241
-
Towards a mathematical science of computation
-
McCarthy, J. 1962 Towards a mathematical science of computation. In Proc. IFIP Congress, pp. 21-28.
-
(1962)
Proc. IFIP Congress
, pp. 21-28
-
-
McCarthy, J.1
-
14
-
-
3042656853
-
Time-energy design space exploration for multi-layer memory architectures
-
doi:10.1109/DATE.2004. 1268867
-
Szymanek, R., Catthoor, F. & Kuchcinski, K. 2004 Time-energy design space exploration for multi-layer memory architectures. In Proc. Design, Automation, and Test in Europe (DATE), pp. 318-323. (doi:10.1109/DATE.2004. 1268867)
-
(2004)
Proc. Design, Automation, and Test in Europe (DATE)
, pp. 318-323
-
-
Szymanek, R.1
Catthoor, F.2
Kuchcinski, K.3
|