Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures

Proceedings - Design Automation Conference

Volumn 2015-July, Issue , 2015, Pages

  Roloff, Sascha ^a   Schafhauser, David ^a   Hannig, Frank ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SOFTWARE; DISCRETE EVENT SIMULATION; MULTICORE PROGRAMMING; NETWORK ARCHITECTURE; NETWORK-ON-CHIP; DISTRIBUTED COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; PARALLEL ARCHITECTURES; VLSI CIRCUITS;

DIRECT EXECUTION SIMULATION; MULTICORE ARCHITECTURES; PARALLEL DISCRETE EVENT SIMULATIONS; PARALLELIZATION STRATEGIES; PARTITIONED GLOBAL ADDRESS SPACE; PERFORMANCE ESTIMATION; SEQUENTIAL SIMULATION; THREAD LEVEL PARALLELISM;

PARALLEL ARCHITECTURES; COMPUTER ARCHITECTURE;

EID: 84944096198     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2744769.2744840     Document Type: Conference Paper

References (16)

1. S. Roló, F. Hannig, and J. Teich, "Fast architecture evaluation of heterogeneous MPSoCs by host-compiled simulation", in Proc. of the Int. Workshop on Software and Compilers for Embedded Systems (SCOPES), May 2012, pp. 52-61.
2. F. Hannig et al., "Resource-aware programming and simulation of MPSoC architectures through extension of X10", in Proc. of the Int. Workshop on Software and Compilers for Embedded Systems (SCOPES), Jun. 27-28, 2011, pp. 48-55.
3. P. Charles et al., "X10: An object-oriented approach to non-uniform cluster computing", in Proc. of the Annual ACM SIGPLAN Conference on Object-Oriented Programming, Sys-tems, Languages, and Applications, 2005, pp. 519-538.
4. F. Bellard, "QEMU, a fast and portable dynamic translator", in Proc. of the Annual Conference on USENIX Annual Technical Conference (ATEC), 2005, pp. 41-41.
5. P. Magnusson et al., "Simics: A full system simulation platform", Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
6. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An infras-tructure for computer system modeling", Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002.
7. B. Barnes and J. Slice, "SimNow: A fast and functionally accurate AMD x86-64 system simulator", in Tutorial at the IEEE Int. Workload Characterization Symposium, 2005.
8. M. Yourst, "PTLsim: A cycle accurate full system x86-64 mi-croarchitectural simulator", in Proc. of the IEEE Int. Symposium on Performance Analysis of Systems Software (ISPASS), Apr. 2007, pp. 23-34.
9. N. L. Binkert et al., "The M5 simulator: Modeling networked systems", IEEE Micro, vol. 26, pp. 52-60, 2006.
10. M. Lis et al., "Scalable, accurate multicore simulation in the 1000-core era", in Proc. of the Int. Symposium on Performance Analysis of Systems and Software (ISPASS), Apr. 2011, pp. 175-185.
11. E. Argollo et al., "COTSon: Infrastructure for full system simulation", SIGOPS Operating Systems Review, vol. 43, no. 1, pp. 52-61, Jan. 2009.
12. M. Monchiero et al., "How to simulate 1000 cores", SIGARCH Computer Architecture News, vol. 37, no. 2, pp. 10-19, Jul. 2009.
13. J. Miller et al., "Graphite: A distributed parallel simulator for multicores", in Proc. of the IEEE Int. Symposium on High Performance Computer Architecture (HPCA), Jan. 2010, pp. 1-12.
14. C.-K. Luk et al., "Pin: Building customized program analysis tools with dynamic instrumentation", in Proc. of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 2005, pp. 190-200.
15. T. E. Carlson, W. Heirman, and L. Eeckhout, "SnIPer: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation", in Proc. of the Int. Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2011, 52:1-52:12.
16. C. Jiang et al., "PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling", ACM Trans. Archit. Code Optim., vol. 10, no. 4, 49:1-49:24, Dec. 2013.