Low-Energy Off-Chip SDRAM Memory Systems for Embedded Applications

ACM Transactions on Embedded Computing Systems

Volumn 2, Issue 1, 2003, Pages 98-130

  Shim, Hojun ^a   Joo, Yongsoo ^a   Choi, Yongseok ^a   Lee, Hyung Gyu ^a   Chang, Naehyuck ^a  

^a Seoul National University   (South Korea)

Author keywords

Design; Experimentation; Low power; Measurement; memory system; Performance; SDRAM

Indexed keywords

EID: 85006108082     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/605459.605464     Document Type: Article

References (33)

1. Bellas, N., Hajj, I., Polychronopoulos, C., 1999. An analytical, transistor-level energy model for sram-based caches. In Proceedings of the 1999 IEEE International Symposium on Circuit and Systems. 198-201.
2. Benini, L., Micheli De, G., Macii, E., Poncino, M., and. Quer, S. 1997a. System-level power optimization of special purpose applications: The beach solution. In Proceedings of International Symposium on Low Power Electronics and Design. 24-29.
3. Benini, L., Micheli De, G., Macii, E., Sciuto, D., and Silvano, C. 1997b. Address bus encoding techniques for system-level power optimization. In Proceedings of IEEE European Design Automation Conference. 861-867.
4. Benini, L., Bogliolo, A., Paleologo, A., Micheli De, G. 1999b. Policy optimization for dynamic power management. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 18, 6 (June), 813-833.
5. Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, G., 1999a. Synthesis of low-overhead interface for power-efficient communication over wide buses. In Proceedings ofACM/IEEE Design Automation Conference. 128-133.
6. Brooks, D., Tiwari, V, Martonosi, M., 2000. Wattch: a framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture. 83-94.
7. Burger, D., Austin, T., 1997. The SimpleScalar tool set, version 2.0. University of Wisconsin, Computer Sciences Technical Report 1342.
8. Chang, N., Kim, K.-H., Cho, J., Shin, H., 2000a. Bus encoding for low-power high-performance memory systems. In Proceedings of ACM/IEEE Design Automation Conference. 800-805.
9. Chang, N., Kim, K.-H., Lee, H. G., 2000b. Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI. In Proceedings of International Symposium on Low Power Electronics and Design. 185-190.
10. Chang, Y.-S., Park, B.-I., Kyung, C.-M., 1999. Conforming inverted data store for low-power memory. In Proceedings of International Symposium on Low Power Electronics andDesign. 91-93.
11. Chen, R. Y., Irwin, M. J., Bajwa, R. S., 1998. An architectural level power estimator. In Proceedings ofISCAW.
12. Cheng, W.-C., Pedram, M., 2000. Power-optimal encoding for DRAM address bus. In Proceedings of International Symposium on Low Power Electronics and Design. 250-252.
13. Coumeri, S. L., Thomas, D. E., 1998. Memory modeling for system synthesis. In Proceedings of International Symposium on Low Power Electronics and Design. 179-184.
14. Angel De, E. 1997. Survey of low power techniques for ROMs. In Proceedings of International Symposium on Low Power Electronics and Design. 7-11.
15. Evans, R. J., Franzon, P. D., 1995. Energy consumption modeling and optimization for SRAM's. IEEE J. Solid-State Circuits 30, 5 (May), 571-579.
16. Fan, X., Ellis, C. S., Lebeck, A. R., 2001. Memory controller policies for dram power management. In Proceedings of International Symposium on Low Power Electronics and Design. 129-134.
17. Farkas, K., Flinn, J., Back, G., Grunwald, D., and Erson, J., 2000. Quantifying the energy consumption of a pocket computer and a java virtual machine. In Proceedings of SIGMETRICS'00. 252-263.
18. Flinn, J., Satyanarayanan, M., 1999. Powerscope: a tool for profiling the energy usage of mobile applications. In Proceedings of the Second IEEE Workshop on Mobile Computing Systems and Applications. 2-10.
19. Hicks, P., Walnock, M., Owens, R. M., 1997. Analysis of power consumption in memory hierarchies. In Proceedings of International Symposium on Low Power Electronics and Design. 239-242.
20. INTEL. 1998. InteJ 440BX AGPSet: 82443BX Host Bridge/Controller Datasheet. Intel.
21. Kamble, M. B., Ghose, K., 1997. Analytical energy dissipation models for low power caches. In Proceedings of International Symposium on Low Power Electronics and Design. 143-148.
22. Ko, U., Balsara, P. T., 1995. Characterization and design of a low-power high-performance cache architecture. In Proceedings of International Symposium on VLSI Technology, Systems and Applications. 235-238.
23. Miura, S., Ayukawa, K., Watanabe, T., 2001. A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit risc cpu. In Proceeding of International Symposium on Low Power Electronics andDesign. 358-363.
24. MOTOROLA. 1998. MPC860 PowerQUICC User's Manual. Motorola
25. Ogawa, K., Hohono, M., Kitamura, F., 1998. PASTEL: a parameterized memory characterization system. In Proceedins of Design Automation and Test in Europe. 15-20.
26. Russel, J., Jacone, M., 1998. Software power estimation and optimization for high perfomance, 32-bit embedded processors. In Proceedings of International Conference on Computer Design. 328-333.
27. Shiue, W.-T., Chakrabarti, C., 1999. Memory exploration for low power, embedded systems. In Proceedings of ACM/IEEE Design Automation Conference. 140-145.
28. Simunic, T., Benini, L., Micheli De, G. 1999. Cycle-accurate simulation of energy consumption in embedded systems. In Proceedings of ACM/IEEE Design Automation Conference. 867-872.
29. Stan, M. R., Burleson, W. P., 1995. Bus-invert coding for low power I/O. IEEE Trans. VLSI 3, 1 (Mar.), 49-58.
30. Su, C.-L., Despain, A. M., 1995. Cache design trade-offs for power and performance optimization: a case study. In Proceedings of International Symposium on Low Power Electronics and Design. 63-68.
31. Tiwary, V., Malik, S., Wolfe, A., 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Transaction on VLSI systems 2, 4 (Dec.), 437-445.
32. Vollrath, J., Huebl, M., Stahl, E., 1998. Power analysis of DRAMs. In Proceedings of Seventh Asian Test Symposium. 334-339.
33. Ye, W., Vijaykrishnan, N., Kandermir, M., Irwin, M. J., 2000. The design and use of Simple-Power: a cycle-accurate energy estimation tool. In Proceedings of the Design Automation Conference 2000. 340-345.