Adaptive single phase decoding of LDPC codes

Turbo Codes and Related Topics; 6th International ITG-Conference on Source and Channel Coding (TURBOCODING), 2006 4th International Symposium on

Volumn , Issue , 2006, Pages

  Castano, Marco ^a   Rovini, Massimo ^b   L'Lnsalata, Nicola E ^b   Rossi, Francesco ^b   Meriino, Rosario ^a   Ciofi, Carmine ^a   Fanucci, Luca ^b  

^a UNIVERSITY OF MESSINA   (Italy)

^b UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION ALGORITHMS; CHANNEL CODING; DECODING; SATELLITE COMMUNICATION SYSTEMS; SIGNAL TO NOISE RATIO; TURBO CODES;

AWGN CHANNEL; BELIEF PROPAGATION; DECODING PROCESS; LOW-DENSITY PARITY-CHECK (LDPC) CODES; MEMORY AWARE; MEMORY SIZE; ROUGH APPROXIMATIONS; SINGLE PHASE;

CODES (SYMBOLS);

EID: 84994707467     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. D. MacKay and R. Neal, "Good codes based on very sparse matrices," in 5th IMA Conference on Cryptography and Coding, Springer-Verlag, Ed., 1995, pp. 100-111.
2. R. Gallager, "Low-Density Parity-Check Codes," Ph.D. dissertation, Massachusetts Institutes of Technology, 1960.
3. C. E. Shannon, "A mathematical theory of communication," Bell System Technical Journal, vol. 27, pp. 379-423, 623-656, 1948.
4. A. Blanksby and C. Howland, "A 690-mW I-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar 2002.
5. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. VLSI Syst., vol. II, no. 6, pp. 976-996, Dec 2003.
6. H. Zhong and T. Zhang, "Block-LDPC: A Practical LDPC Coding System Design Approach," IEEE Trans. Circuits Syst. I, vol. 52, no. 4, pp. 766-775, Apr 2005.
7. E. Boutillon, J. Castura, and F. Kschischang, "Decoder-First Code Design;' in 2nd International Symposium on Turbo Codes and Related Topics, Sep 2000, pp. 459-462.
8. E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam, "High Throughput Low-Density Parity-Check Decoder Architectures," in IEEE Global Telecommunications Conference, vol. 5, Nov 2001, pp. 3019-3024.
9. D. Hocevar, "A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes," in IEEE Workshop on Signal Processing Systems, SISP 2004, pp. 107-112.
10. M. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," IEEE Trans. Commun., vol. 47, no. 5, pp. 673-680, May 1999.
11. M. Rovini, "Low-density parity-check codes: A tutorial," ESAIESTEC, Scientific and Technical Report STR-245, May 2004.
12. "IEEE P802.11 Wireless LANs WWiSE Proposal: High throughput extension to the 802.11 Standard," August 2004, IEEE 11-04-0886-00-000n.
13. M. Rovini, N. L'Insalata, F. Rossi, and L. Fanucci, "VLSI Design of a High-Throughput Multi-Rate Decoder for Structured LDPC Codes," in Euromicro Symposium on Digital System Design (DSD), Aug-Sept 2005, pp. 202-209.
14. -, "LDPC Decoding in Fixed-Point Precision: a Systematic Quantisation Study," in International Conference on Software, Telecommunications and Computer Networks (SoftCOM), Sept 2005.