-
2
-
-
0030219216
-
Near shannon-limit performance of low-density parity-check codes
-
August
-
D.J.C. MacKay and R.M. Neal. Near shannon-limit performance of low-density parity-check codes. Electronics Lett., 32:1645-1646, August 1996.
-
(1996)
Electronics Lett.
, vol.32
, pp. 1645-1646
-
-
MacKay, D.J.C.1
Neal, R.M.2
-
3
-
-
0035248618
-
On the design of low-density parity-check codes within 0.0045 db of the shannon limit
-
February
-
S.-Y. Chung, G.D. Forney, T.J. Richardson, and R. Urbanke. On the design of low-density parity-check codes within 0.0045 db of the shannon limit. IEEE Commun. Lett., 5(2):58-60, February 2001.
-
(2001)
IEEE Commun. Lett.
, vol.5
, Issue.2
, pp. 58-60
-
-
Chung, S.-Y.1
Forney, G.D.2
Richardson, T.J.3
Urbanke, R.4
-
7
-
-
4644311041
-
-
Method and apparatus for decoding ldpc codes. US Patent US 2003/0033575 A1, February Flarion Technologies Inc.
-
T. Richardson and V. Novichkov. Method and apparatus for decoding ldpc codes. US Patent US 2003/0033575 A1, February 2003. Flarion Technologies Inc.
-
(2003)
-
-
Richardson, T.1
Novichkov, V.2
-
8
-
-
1842586031
-
Joint (3,k)-regular LDPC code and decoder/encoder design
-
April
-
T. Zhang and K. K. Parhi. Joint (3,k)-regular LDPC code and decoder/encoder design. IEEE Trans. Signal Processing, 52(4):1065-1079, April 2001.
-
(2001)
IEEE Trans. Signal Processing
, vol.52
, Issue.4
, pp. 1065-1079
-
-
Zhang, T.1
Parhi, K.K.2
-
9
-
-
0033530994
-
Low density parity check codes with semi-random parity check matrix
-
January
-
Li Ping, W.K. Leung, and Nam Phamdo. Low density parity check codes with semi-random parity check matrix. Electronics Lett., 35(1):38-39, January 1999.
-
(1999)
Electronics Lett.
, vol.35
, Issue.1
, pp. 38-39
-
-
Ping, L.1
Leung, W.K.2
Phamdo, N.3
-
10
-
-
0035246320
-
Efficient encoding of low density parity check codes
-
February
-
T.J. Richardson and R.L. Urbanke. Efficient encoding of low density parity check codes. IEEE Trans. Inform. Theory, 47(2):638-656, February 2001.
-
(2001)
IEEE Trans. Inform. Theory
, vol.47
, Issue.2
, pp. 638-656
-
-
Richardson, T.J.1
Urbanke, R.L.2
-
11
-
-
0035687697
-
The π-rotation low density parity check codes
-
R. Echard and S. Chang. The π-rotation low density parity check codes. Proc. IEEE GLOBECOM 2001, 2:980-984, 2001.
-
(2001)
Proc. IEEE GLOBECOM 2001
, vol.2
, pp. 980-984
-
-
Echard, R.1
Chang, S.2
-
12
-
-
11844275237
-
DVB-S2 coding standard proposal
-
DVB Standardization Committee, January
-
Hughes Network System. DVB-S2 coding standard proposal. Technical report, DVB Standardization Committee, January 2003.
-
(2003)
Technical Report
-
-
-
13
-
-
0035246307
-
The capacity of low density parity check codes under message-passing decoding
-
February
-
T. J. Richardson and R. L. Urbanke. The capacity of low density parity check codes under message-passing decoding. IEEE Trans. Inform. Theory, 47(2):599-628, February 2001.
-
(2001)
IEEE Trans. Inform. Theory
, vol.47
, Issue.2
, pp. 599-628
-
-
Richardson, T.J.1
Urbanke, R.L.2
-
16
-
-
4143091344
-
Low density parity check codes
-
Georgia Institute of Technology, October
-
John R. Barry. Low density parity check codes. Technical report, Georgia Institute of Technology, October 2001.
-
(2001)
Technical Report
-
-
Barry, J.R.1
-
17
-
-
0033099611
-
Good error correcting codes based on very sparse matrices
-
March
-
D.J.C. MacKay. Good error correcting codes based on very sparse matrices. IEEE Trans. Inform. Theory, 45:399-431, March 1999.
-
(1999)
IEEE Trans. Inform. Theory
, vol.45
, pp. 399-431
-
-
MacKay, D.J.C.1
-
18
-
-
0036967287
-
On implementation of minsum algorithm for decoding low density parity check (ldpc) codes
-
February
-
F. Zarkeshvari and A.H. Banihashemi. On implementation of minsum algorithm for decoding low density parity check (ldpc) codes. Proc. IEEE GLOBECOM '02, 2:1349-1353, February 2002.
-
(2002)
Proc. IEEE GLOBECOM '02
, vol.2
, pp. 1349-1353
-
-
Zarkeshvari, F.1
Banihashemi, A.H.2
-
19
-
-
4644274171
-
-
Node processor for use in parity check decoders. European Patent WO 03/032499 A1, April. Flarion Technologies Inc.x
-
T. Richardson and V. Novichkov. Node processor for use in parity check decoders. European Patent WO 03/032499 A1, April 2003. Flarion Technologies Inc.
-
(2003)
-
-
Richardson, T.1
Novichkov, V.2
|