Energy-efficient memristive analog and digital electronics

Advances in Neuromorphic Memristor Science and Applications

Volumn , Issue , 2012, Pages 181-209

  Kang, Sung Mo Steve ^a   Shin, Sangho ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATION THEORY; COMPUTER CIRCUITS; DIGITAL CIRCUITS; ENERGY EFFICIENCY; ENERGY UTILIZATION; GREEN COMPUTING; LOGIC GATES; MEMORY ARCHITECTURE;

COMPUTING CAPABILITY; COMPUTING PLATFORM; DIGITAL ELECTRONICS; HIGH INTEGRATION DENSITY; NON-VOLATILE MEMORY; PROGRAMMABLE ANALOGS; PROGRAMMABLE INTERCONNECTS; TECHNOLOGICAL LIMITATIONS;

MEMRISTORS;

EID: 84987919028     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-94-007-4491-2_11     Document Type: Chapter

References (23)

1. Chua LO (1971, September) Memristor-the missing circuit element. IEEE Trans Circ Theor 18:507-519
2. Chua LO, Kang SM (1976, February) Memristive devices and systems. Proc IEEE 64:209-223
3. Strukov DB et al (2008) The missing memristor found. Nature 453:80-83
4. Strukov DB, Likharev KK(2005)CMOLFPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16:888-900
5. Snider GS, Williams RS (2007, January) Nano/CMOS architectures using a fieldprogrammable nanowire interconnect. Nanotechnology 18:035204
6. Shin S, Kim K, Kang SM (2010, April) Compact models for memristors based on charge-flux constitutive relationships. IEEE Trans Comput-Aided Des 29(4):590-598
7. Varghese D, Gandhi G(2009, July) Memristor based high linear range differential pair. ICCCAS 2009:935-938
8. Pershin YV, Ventra MD (2010, August) Practical approach to programmable analog circuits with memristors. IEEE Trans Circ Syst I 57(8):1857-1864
9. Shin S, Kim K, Kang SM (2009, July 23-25) Memristor-based fine resolution resistance and its applications. ICCCAS 2009:948-951
10. Shin S, Kim K, Kang SM (2011, March) Memristor application to programmable analog ICs. IEEE Trans Nanotechnol 10(2):266-270
11. Ozalevli E, Hasler PE (2008, May) Tunable highly linear floating-gate CMOS resistor using common-mode linearization technique. IEEE Trans Circ Syst 55(4):999-1010
12. Liu M, Wang W(2008, September)Application of nanojunction-basedRRAMto reconfigurable IC. Micro Nano Lett 3(3):101-105
13. Rose GS et al (2007, April) Designing CMOS/molecular memories while considering device parameter variations. ACM J Emerg Technol Comput Syst 3:1-24
14. David CA, Feldman B (1968, August) High-speed fixed memories using large-scale integrated resistor matrices. IEEE Trans Comput c-17(8):721-728
15. Lynch WT (1969, October) Worst-case analysis of a resistor memory matrix. IEEE Trans Comput c-18(10):940-942
16. Shin S, Kim K, Kang SM (2010, December) Data-dependent statistical memory model for passive memristive devices array. IEEE Trans Circ Syst II 57(12):986-990
17. Mustafar J, Waser R (2006, November)A novel reference scheme for reading passive resistive crossbar memories. IEEE Trans Nanotechnol 5(6):687-691
18. Riaza R (2010, March) Nondegeneracy conditions for active memristive circuits. IEEE Trans Circ Syst II 57:223-227
19. Kuekes P (2008) Material implication: digital logic with memristors. Memristor and Memristive Systems Symposium, November 21, 2008
20. Borghetti J et al (2010) ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. Nature 464:873-875
21. Shin S, Kim K, Kang SM (2011, July) Reconfigurable stateful NOR gate for large-scale logic array integrations. IEEE Trans Circ Syst II 58(7):442-446
22. Kuekes PJ et al (2005) The crossbar latch: logic value storage, restoration, and inversion in crossbar circuits. J Appl Phys 97:034301
23. Kim K, Shin S, Kang SM (2011, May) Stateful logic pipeline architecture. IEEE Int Symp Circ Syst 2011:2497-2500