Code Manipulation for Virtual Platform Integration

IEEE Transactions on Computers

Volumn 65, Issue 9, 2016, Pages 2694-2708

  Vinco, Sara ^a   Guarnieri, Valerio ^b   Fummi, Franco ^b  

^a POLITECNICO DI TORINO   (Italy)

^b UNIVERSITY OF VERONA   (Italy)

Author keywords

C++ code generation; data types; scheduling; simulation; SystemC; SystemC optimization; Virtual platform

Indexed keywords

CODES (SYMBOLS); COMPUTATIONAL LINGUISTICS; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MODELING LANGUAGES; SCHEDULING; SPACE PLATFORMS;

C++ CODES; DATA TYPE; SIMULATION; SYSTEMC; VIRTUAL PLATFORM;

C++ (PROGRAMMING LANGUAGE);

EID: 84982094816     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2015.2500573     Document Type: Article

References (29)

1. M. Bombana and F. Bruschi, "SystemC-VHDL co-simulation and synthesis in the HW domain," in Proc. IEEE/ACM Conf. Des. Autom. Test Eur.: Designers' Forum, 2003, pp. 101-105.
2. N. Bombieri, F. Fummi, et al., "HDTLib: An efficient implementation of SystemC data types for fast simulation at different abstraction levels," Des. Autom. Embedded Syst., vol. 16, no. 2, pp. 115-135, 2012.
3. N. Bombieri, G. D. Guglielmo, M. Ferrari, et al., "HIFSuite: Tools for HDL code conversion and manipulation," EURASIP J. Embedded Syst., vol. 2010, no. 436328, pp. 1-20, 2010.
4. R. Buchmann and A. Greiner, "A fully static scheduling approach for fast cycle accurate SystemC simulation of MPSoCs," in Proc. IEEE Int. Conf. Microelectron., 2007, pp. 101-104.
5. (2011). Cadence. Virtual System Platform Online: www.cadence.com
6. P. Combes, E. Caron, F. Desprez, B. Chopard, J. Zory, "Relaxing synchronization in a parallel SystemC kernel," in Proc. IEEE Int. Symp. Parallel Distrib. Process. Appl., 2008, pp. 180-187.
7. A. Donlin. (2014). Optimizing models of an FPGA embedded system Online: nascug.org
8. W. Ecker. (2007). Impact of SystemC data types on execution speed Online: www-ti.informatik.uni-tuebingen.de
9. W. Ecker, V. Esen, L. Schonberg, et al., "Impact of description language, abstraction layer, value representation on simulation performance," in Proc. ACM/IEEE Des. Autom. Test Eur. Conf. Exhib., 2007, pp. 767-772.
10. P. Ezudheen, P. Chandran, J. Chandra, B. P. Simon, D. Ravi, "Parallelizing SystemC kernel for fast hardware simulation on SMP machines," in Proc. ACM/IEEE 23rd Workshop Principles Adv. Distrib. Simul., 2009, pp. 80-87.
11. GNU. GNU Binutils. (2014) Online: www.gnu.org/software/binutils/
12. R. Guindi and Y. Naguib, "SplitPro: A tool to overcome SystemC scheduling inefficiencies," in Proc. IEEE Int. Conf. Microelectron., 2010, pp. 347-350.
13. F. Herrera, "Heterogeneous specification and automatic software generation from SystemC for embedded systems," Ph.D. dissertation, Univ. Cantabria, Santander, Spain, 2008.
14. (2008). HT-Lab. VH2SC Online: www.ht-lab.com/freeutils/vh2sc/vh2sc.html
15. (2015). Imperas Software. OVP-Open Virtual Platforms Online: www.ovpworld.org
16. R. Maciel, B. Albertini, S. Rigo, G. Araujo, R. Azevedo, "A methodology and toolset to enable systemc and VHDL Co-simulation," in Proc. IEEE Comput. Soc. Annu. Symp. Very Large Scale Integr., 2007, pp. 351-356.
17. (2015). Mentor Graphics, Vista Virtual Prototyping for SystemC/TLM 2.0 and QEMU Online: www.mentor.com/esl/vista/virtual-prototyping
18. M. Nanjundappa, H. D. Patel, B. A. Jose, S. K. Shukla, "SCGPSim: A fast SystemC simulator on GPUs," Proc. ACM/IEEE 15th Asia South Pacific-Des. Autom. Conf., 2010, pp. 149-154.
19. OpenCores. (2014) Online: opencores.org
20. D. Perez, G. Mouchard, O. Temam, "A new optimized implementation of the SystemC engine using acyclic scheduling," in Proc. IEEE/ACM Des. Autom. Test Eur. Conf. Exhib., 2004, vol. 1, pp. 552-557.
21. F. Petrot, D. Hommais, A. Greiner, "Cycle precise core based hardware/software system simulation with predictable event propagation," in Proc. EUROMICRO, 1997, pp. 182-187.
22. (2003). Sourceforge. Verilog2C++ Online: verilog2cpp. sourceforge.net
23. (2015). Synopsys. Platform Architect Online: verilog2cpp. sourceforge.net www.synopsys.com.
24. A. Takach, P. Gutberlet, S. Waters, "Fast bit-accurate C++ datatypes for functional system verification and synthesis," in Proc. ECSI Forum Specification Des. Languages, 2004, pp. 337-345.
25. R. E. Tarjan, "Enumeration of the elementary circuits of a directed graph," Cornell Univ., Ithaca, NY, USA, Tech. Rep. TR 72-145, 1972.
26. Tohoku Univ. (2007). Cryptographic hardware project-Aoki Laboratory Online: www.aoki.ecei.tohoku.ac.jp
27. G. Tumbush andM. Hupp, "Dramatically increase the performance of SystemC simulations," in Proc.DVCon Conf., 2007, pp. 1-4.
28. S. Vinco, D. Chatterjee, V. Bertacco, F. Fummi, "SAGA: SystemC acceleration on GPU architectures," in Proc. ACM/IEEE 49th Annu. Des. Autom. Conf., 2012, pp. 115-120.
29. H. Ziyu, Q. Lei, L. Hongliang, X. Xianghui, Z. Kun, "A parallel SystemC environment: ArchSC," in Proc. 15th Int. Conf. Parallel Distrib. Syst., 2009, pp. 617-623.