HDTLib: An efficient implementation of SystemC data types for fast simulation at different abstraction levels

Design Automation for Embedded Systems

Volumn 16, Issue 2, 2012, Pages 115-135

  Bombieri, Nicola ^a   Fummi, Franco ^a   Guarnieri, Valerio ^a   Stefanni, Francesco ^a   Vinco, Sara ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

Data types; GP GPU; Simulation; SystemC; TLM; Type abstraction

Indexed keywords

DATA TYPE; GP-GPU; SIMULATION; SYSTEMC; TLM; TYPE ABSTRACTION;

ABSTRACTING; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; COMPUTER GRAPHICS EQUIPMENT; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; PROGRAM PROCESSORS;

LOGIC DESIGN;

EID: 84865219407     PISSN: 09295585     EISSN: 15728080     Source Type: Journal    
DOI: 10.1007/s10617-012-9092-z     Document Type: Article

References (28)

1. Ecker W, Esen V, Schonberg L, Steininger T, Velten M, Hull M (2007) Impact of description language, abstraction layer, and value representation on simulation performance. In: Proc of ACM/IEEE DATE, pp 1-6
2. Accellera Systems Initiative (2005) IEEE 1666-2005 Standard SystemC Language Reference Manual. http://www.accellera.org
3. Ecker W (2007) Impact of SystemC data types on execution speed. http://www-ti.informatik.uni-tuebingen.de/systemc/Documents/Presentation-15-UP2- ecker.pdf
4. Grotker T, Liao S, Martin G, Swan S (2002) System design with SystemC. Kluwer Academic, Norwell
5. Cai L, Gajski D (2003) Transaction level modeling: an overview. In: ACM/IEEE CODES+ISSS, pp 19-24
6. TLM Transaction-Level Modeling Library (2009) OSCI TLM-2.0 Language Reference Manual. http://www.accellera.org
7. Ghenassia F et al (2003) Using transactional level models in a SoC design flow. Kluwer Academic, Dordrecht
8. Bombieri N, Fummi F, Pravadelli G (2011) Automatic abstraction of RTL IPs into equivalent TLM descriptions. IEEE Trans Comput 60(12):1730-1743
9. Carbon Design Systems (2012) Carbon design model studio. http://www.carbondesignsystems.com
10. Nanjundappa M, Patel HD, Bijoy AJ, Shukla SK (2010) SCGPSim: a fast SystemC simulator on GPUs. In: Proc of ACM/IEEE ASP-DAC, pp 149-154
11. Sinha R, Prakash A, Patel HD (2011) Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs. In: Proc of ACM/IEEE ASP-DAC, pp 1-6
12. Bombieri N, Fummi F, Guarnieri V (2012) FAST-GP: an RTL functional verification framework based on fault simulation on GP-GPUs. In: Proc of ACM/IEEE DATE, pp 1-6
13. NVIDIA (2012) Cuda home page. http://www.nvidia.com/object/cuda-home-new. html
14. Tumbush G, Hupp M (2007) Dramatically increase the performance of SystemC simulations. In: Proc of DVCon conference
15. Takach A, Gutberlet P, Waters S (2004) Fast bit-accurate C++ datatypes for functional system verification and synthesis. In: Proc of FDL conference, pp 337-345
16. Herrera F (2008) Heterogeneous specification and automatic software generation from SystemC for embedded systems. Ph.D. thesis, University of Cantabria
17. Chatterjee D, DeOrio A, Bertacco V (2009) Event-driven gate-level simulation with GP-GPUs. In: Proc of ACM/IEEE DAC, pp 557-562
18. Chatterjee D, DeOrio A, Bertacco V (2009) GCS: high-performance gate-level simulation with GP-GPUs. In: Proc of ACM/IEEE DATE, pp 1332-1337
19. Sen A, Aksanli B, Bozkurt M, Mert M (2010) Parallel cycle based logic simulation using graphics processing units. In: Proc of IEEE ISPDC, pp 71-78
20. Gulati K, Khatri SP (2008) Towards acceleration of fault simulation using graphics processing units. In: Proc of ACM/IEEE DAC, pp 822-827
21. Kochte MA, Schaal M, Wunderlich H-J, Zoellin CG (2010) Efficient fault simulation on many-core processors. In: Proc of ACM/IEEE DAC, pp 380-385
22. Li H, Xu D, Han Y, Cheng KT, Li X (2010) nGFSIM: a GPU-based fault simulator for 1-to-n detection and its applications. In: Proc of IEEE ITC, pp 1-10
23. Stoye W, Greaves D, Richards N, Green J (2003) Using RTL-to-C++ translation for large SoC concurrent engineering: a case study. IEEE/IET Electron Syst Softw 1(1):20-25
24. Bombieri N, Fummi F, Pravadelli G (2010) Abstraction of RTL IPs into embedded software. In: Proc of ACM/IEEE DAC, pp 24-29
25. Aldec DVM (2012) http://www.aldec.com
26. Snyder W, Wasson P, Galbi D (2012) Verilator - Convert Verilog code to C++/SystemC. http://www.veripool.org/wiki/verilator
27. Bombieri N, Di Guglielmo G, Ferrari M, Fummi F, Pravadelli G, Stefanni F, Venturelli A (2010) HIF-Suite: tools for HDL code conversion and manipulation. EURASIP J Embed Syst 2010:1-20
28. EDALab s.r.l. (2012) EDALab networked embedded systems. http://www.edalab.it/