A new optimized implemention of the SystemC engine using acyclic scheduling

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 1, Issue , 2004, Pages 552-557

  Pérez, Daniel Gracia ^a   Mouchard, Gilles ^b   Temam, Olivier ^a  

^a INRIA   (France)

^b CEA LIST   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; OPTIMIZATION; SCHEDULING; SOFTWARE ENGINEERING; STANDARDS;

ACYCLIC SCHEDULING; CYCLE-LEVEL SIMULATION; DESIGN SPACE EXPLORATION; SYSTEMC;

EMBEDDED SYSTEMS;

EID: 3042517279     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. L. Charest, C. Pilkington, and P. Paulin. SystemC performance evaluation using a pipelined DLX multiprocessor. In DATE '02, Paris, France, March 2002.
2. S.A.Edwards. The specification and execution of heterogeneous synchronous reactive systems, PHD. Thesis. University of California, Berkeley, 1997.
3. J. Hennessy, N. Jouppi, F. Baskett, and J. Gill. MIPS: A VLSI processor architecture. In The Proceedings of the CMU Conference on VLSI Systems and Computations, Rockville, Md. USA., October 1981.
4. D. Hommais and F. Pétrot. Efficient combinational loops handling for cycle precise simulation of system on chip. In 24th Euromicro, Vesteras, Sweden, August 1998.
5. OSCI. SystemC. http://www.systemc.org, 2000-2002.
6. D. A. Penry and D. I. August. Optimizations for a simulator construction system supporting reusable components. In Proceedings of the 40th Design Automation Conference, Anaheim, California, USA., June 2003.
7. R. Tarjan. Depth-first search and linear graph algorithms. SIAM Journal on Computing, 1(2), June 1972.
8. M. Vachharajani, N. Vachharajani, D. A. Penry, J. A. Blome, and D. I. August. Microarchitectural exploration with liberty. In the 34th Annual International Symposium on Microarchitecture, Austin, Texas, USA., December 2001.