Clustered programmable-reconfigurable processors

Proceedings - 2002 IEEE International Conference on FieId-Programmable Technology, FPT 2002

Volumn , Issue , 2002, Pages 134-141

  Gottlieb, D B ^a   Cook, J J ^a   Walstrom, J D ^a   Ferrera, S ^a   Wang, Chi Wei ^a   Carter, N P ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CLOCKS; COMPUTATION THEORY; MICROFABRICATION; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

BENCHMARK APPLICATIONS; DISTRIBUTED ARCHITECTURE; FABRICATION TECHNOLOGIES; NUMBER OF CLOCK CYCLES; PROCESSOR ARCHITECTURES; PROGRAMMABLE PROCESSORS; RECONFIGURABLE COMPUTING SYSTEMS; RECONFIGURABLE PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 84962920895     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2002.1188674     Document Type: Conference Paper

References (24)

1. Agarwal, V., Hrishikesh, M. S., Keckler, S. W., and Burger, D., "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures," Proceedings of the 27th Annual International Symposium on Computer Architecture, Vancouver, British Columbia, Canada, pp. 248-259, 2000.
2. Callahan, T. J., Hauser, J. R., and Wawrzynek, J., The Carp Architecture and C Compiler IEEE Computer, vol. 33, pp. 62-69, Apr, 2000.
3. Colwell, R. P., Nix, R. P., O'Donnell, J. J., Papworth, D. B., and Rodman, P. K., "A VL1W Architecture for a Trace Scheduling Compiler," International Symposium on Architectural Support for Programming Languages and Operating Systems, pp. 180-92, 1987.
4. Daemen, J. and Rijmen, V., "AES Proposal: Rijndael," Mar 1999.
5. DeHon, A., The Density Advantage Of Reconfigurable Computing IEEE Computer, vol. 33, pp. 41-49, Apr, 2000.
6. DeHon, A. and Wawrzynek, J., "Reconfigurable Computing: What, Why, and Implications for Design Automation," Proceedings of the 26th Conference on Design Automation, pp. 610-615, 1999.
7. Filio, M., Keckler, S. W., Dally, W. J., Carter, N. P., Chang, A., Gurevich, Y., and Lee, W. S., "The M-Machine Multicomputer," Proceedings of the 28th International Symposium on Microarchitecture, pp. 146-156, 1995.
8. Goldstein, S. C., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R. R., and Laufer, R., "PipeRench: A Coprocessor for Streaming Multimedia Applications," Proceedings of the 26th International Symposium on Computer Architecture, pp. 28-38, 1999.
9. Hauser, J. R. and Wawrzynek, J., "Garp: A MIPS Processor With a Reconfigurable Coprocessor," IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 12-21, 1997.
10. Ho, R., Mai, K. W., and Horowitz, M. A., The Future of Wires Proceedings of the IEEE, vol. 89, pp. 490-504, Apr, 2001.
11. Hrishikesh, M. S., Jouppi, N. P., Farkas, K. I., Burger, D., Keckler, S. W., and Shivakumar, P., "The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays," Proceedings of the 29th International Symposium on Computer Architecture, Anchorage, Alaska, pp. 14-24, 2002.
12. Keckler, S. W., Dally, W. J., Maskit, D., Carter, N. P. , Chang, A., and Lee, W. S., "Exploiting Fine-Grain Thread Level Parallelism on the MIT Multi-ALU Processor," Proceedings of the 25th International Symposium on Computer Architecture, pp. 306-317, 1998.
13. Leong, P. H. W., Leong, M. P., Cheung, O. Y. H., Tung, T., Kwok, C. M., Wong, M. Y., and Lee, K. H., "Pilchard - A Reconfigurable Computing Platform with Memory Slot Interface," IEEE Symposium on Field-Programmable Custom Computing Machines, 2001.
14. Miyamori, T. and Olukotun, K., REMARC: Reconfigurable Multimedia Array Coprocessor IEICE Transactions on Information and Systems E82-D, vol. pp. 389-397, Feb, 1999.
15. Razdan, R. and Smith M. D., "A High-Performance Microarchitecture With Hardware-Programmable Functional Units," Proceedings of the 27th International Symposium on Microarchitecture, pp. 172-180, 1994.
16. D. Sankoff and J. Kruskal. Time Warps, String Edits, and Macromolecules: The Theory and Practice of Sequence Comparison, Mass.: Addison-Wesley, 1983.
17. Singh, D. P. and Brown, S. D., "The Case for Registered Routing Switches in Field Programmable Gate Arrays," International Symposium on Field-Programmable Gate Arrays, pp. 161-169, 2001.
18. Singh, H., Lee, M.-H., Lu, G., Kurdahi, F. J., Bagherzadeh, N., and Chaves Filho, E. M., MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intense Applications IEEE Transactions on Computers, vol. 49, pp. 465-481, May, 2000.
19. Sohi, G. S., Breach, S. E., and Vijaykumar, T. N., "Multiscalar Processors," Proceedings of the 22nd International Symposium on Computer Architecture, pp. 414-425, 1995.
20. Tsu, W., Macy, K., Joshi, A., Huang, R., Walker, N., Tung, T., Rowhani, O., George, V., Wawrzynek, J., and DeHon, A., "HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array," International Symposium on Field-Programmable Gate Arrays, pp. 125-134, 1999.
21. R. Ulichney . Digital Halftoning, Mass.: MIT Press, 1987.
22. Walstrom, J., The Design of the Amalgam Reconfigurable Cluster. Master's Thesis, 2002. University of Illinois at Urbana-Champaign.
23. Wittig, R. D. and Chow, P., "OneChip: An FPGA Processor With Reconfigurable Logic," IEEE Symposium on FPGAs for Custom Computing Machines, pp. 126-135, 1996.
24. Ye, Z. A., Moshovos, A., Hauck, S., and Banerjee, P., "CHIMAERA: A High-Performance Architecture With a Tightly-Coupled Reconfigurable Functional Unit," Proceedings of the 27th International Symposium on Computer Architecture, pp. 225-235, 2000.