Coding scheme for low energy consumption fault-tolerant bus

Proceedings of the 8th IEEE International On-Line Testing Workshop, IOLTW 2002

Volumn , Issue , 2002, Pages 8-12

  Rossi, D ^a   Van Dijk, V E S ^b   Kleihorst, R P ^b   Nieuwland, A H ^b   Metra, C ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK CODES; BUSES; CMOS INTEGRATED CIRCUITS; ENERGY UTILIZATION; ERROR CORRECTION; FAULT TOLERANCE; OPTIMAL SYSTEMS;

CMOS TECHNOLOGY; CODING SCHEME; ERROR CORRECTING CODE; FAULT-TOLERANT; LOW ENERGY CONSUMPTION; POWER DELAY PRODUCT; POWER SAVINGS; VERY DEEP SUB MICRONS;

CODES (SYMBOLS);

EID: 84962752543     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OLT.2002.1030176     Document Type: Conference Paper

References (15)

1. Semiconductor Industry Assoc., San Jose, Calif. The 2001 National Technology Roadmap for Semiconductors, 2001.
2. L. Anghel and M. Nicolaidis. Implementation and Evaluation of a Soft-Error Detecting Technique. In Proc. of 5th IEEE Int. On-Line Testing Work., pages 60-65, 1999.
3. A. Kazeminejad. Fast, Minimal Decoding Complexity, Systematic (13,8) Singlw-Error-Correcting Code for On-Chip DRAM Application. Electronic Letters, 29th March 2001.
4. P. K. Lala. Self-Checking and Fault-Tolerant Digital Design. Morgan Kaufmann, 2001.
5. C. Metra, M. Favalli, and B. Riccò. On-Line Detection of Logic Errors due to Crosstalk, Delay, and Transient Faults. In Proc. of IEEE Int. Test Conf., pages 524-533, 1998.
6. C. Metra, M. Favalli, and B. Riccò. Self-checking detection and diagnosis scheme for transient, delay and crosstalk faults affecting bus lines. IEEE Trans. Comput., pages 560-574, June 2000.
7. M. Nicolaidis. Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies. In Proc. of IEEE VLSI Test Symp., 1999.
8. D. K. Pradhan. Fault Tolerant Computing: Theory and Techniques. Prentice Hall, Englewood Cliffs, New Jersey, 1986.
9. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj. A Coding Framework for Low-Power Address and Data Busses. IEEE Trans. on VLSI Systems, June 1999.
10. T. R. N. Rao and E. Fujiwara. Error Control Coding for Computer Systems. Prentice Hall, Englewood Cliffs, New Jersey, 1989.
11. P. P. Sotiriadis and A. Chandrakasan. Bus Energy Minimization by Transition Pattern Coding in Deep Submicron Technologies. In IEEE/ACM Int. Conference on Computer Aided Design, ICCAD, pages 322-327, 2000.
12. P. P. Sotiriadis, A. Wang, and A. Chandrakasan. Transition Pattern Coding: An Approach to Reduce Energy in Interconnect. In ESSCIRC 2000, Stockholm, Sweden, 2000.
13. M. R. Stan and W. P. Burleson. Low-Power Encodings for Global Communication CMOS VLSI. IEEE Trans. on VLSI Systems, December 1997.
14. L. G. Tallini and B. Bose. Theory and Design of Adjacent Asymmetric Error Masking Codes. IEEE Trans. on Computers, May 1998.
15. S. van Dijk and D. Hely. Reduction of Interconnect Delay by Exploiting Cross-talk. In Proc. of ESSCIRC2001, pages 316-319, 2001.