Exploring the VLSI scalability of stream processors

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 12, Issue , 2003, Pages 153-164

  Khailany, B ^a   Dally, W J ^a   Rixner, S ^b   Kapasi, U J ^a   Owens, J D ^a   Towles, B ^a  

^a STANFORD UNIVERSITY   (United States)

^b RICE UNIVERSITY   (United States)

Author keywords

Application software; Arithmetic; Bandwidth; Computer architecture; Degradation; Kernel; Laboratories; Scalability; Streaming media; Very large scale integration

Indexed keywords

APPLICATION PROGRAMS; BANDWIDTH; DEGRADATION; DIGITAL ARITHMETIC; ENERGY EFFICIENCY; LABORATORIES; MEDIA STREAMING; SCALABILITY; SUPERCOMPUTERS; VLSI CIRCUITS;

FLOATING POINT UNITS; KERNEL; MEDIA APPLICATION; NANOMETER TECHNOLOGY; PROGRAMMABLE ARCHITECTURES; PROGRAMMABLE PROCESSORS; STREAM ARCHITECTURE; STREAMING MEDIA;

COMPUTER ARCHITECTURE;

EID: 84955473128     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2003.1183534     Document Type: Conference Paper

References (22)

1. V. Agarwal, M. Hrishikesh, S. W. Keckler, D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. In 27th Annual International Symposium on Computer Architecture, pages 248-259, June 2000.
2. K. Asanovic. Vector Microprocessors. PhD thesis, University of California at Berkeley, 1998.
3. E. Caspi, A. Dehon, J. Wawrzynek. A streaming multithreaded model. In Proceedings of the Third Workshop on Media and Stream Processors, pages 21-28, Austin, TX, Dec 2001.
4. W. J. Dally and J. Poulton. Digital Systems Engineering, pages 12-22. Cambridge University Press, New York, NY, 1998.
5. R. Ho, K. Mai, M. Horowitz. The future of wires. Proceedings of the IEEE, April 2001.
6. T. Kanade, A. Yoshida, K. Oda, H. Kano, M. Tanaka. A stereo machine for video-rate dense depth mapping and its new applications. In Proceedings of the 15th Computer Vision and Pattern Recognition Conference, pages 196-202, San Francisco, CA, June 18-20, 1996.
7. U. J. Kapasi, W. J. Dally, S. Rixner, P. R. Mattson, J. D. Owens, B. Khailany. Efficient conditional operations for data-parallel architectures. In Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture, pages 159-170, December 2000.
8. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, A. Chang. Imagine: Media processing with streams. IEEE Micro, pages 35-46, Mar/Apr 2001.
9. G. Konstadinidis, K. Normoyle, S. Wong, S. Bhutani, H. Stuimer, T. Johnson, A. Smith, D. Cheung, F. Romano, S. Yu, S.-H. Oh, V. Melamed, S. Narayanan, D. Bunsey, C. Khieu, K. J. Wu, R. Schmitt, A. Dumlao, M. Sutera, J. Chau, K. J. Lin. Implementation of a third-generation 1.1GHz 64b microprocessor. In 2002 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pages 338-339, February 2002.
10. C. Kozyrakis. Scalable Vector Media-processors for Embedded Systems. PhD thesis, University of California at Berkeley, 2002.
11. C. Kozyrakis and D. Patterson. Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks. In Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture, November 2002.
12. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally, M. Horowitz. Smart memories: A modular reconfigurable architecture. In 27th Annual International Symposium on Computer Architecture, pages 161-171, June 2000.
13. Nvidia Corp. Geforce4 TI 4600 Product Overview, 02.02v01 edition.
14. J. D. Owens, S. Rixner, U. J. Kapasi, P. Mattson, B. Serebrin, W. J. Dally. Media processing applications on the Imagine stream processor. In 2002 International Conference on Computer Design, pages 295-302, September 2002.
15. Rambus. 512/576 Mb 1066 MHz RDRAM Datasheet, DL-0117-030 version 0.3, 3.6MB, 11/01 edition.
16. S. Rixner. Stream Processor Architecture. Kluwer Academic Publishers, Boston, MA, 2001.
17. S. Rixner, W. J. Dally, U. J. Kapasi, P. R. Mattson, J. D. Owens. Memory access scheduling. In 27th Annual International Symposium on Computer Architecture, pages 128-138, June 2000.
18. S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, J. D. Owens. Register organization for media processing. In Proceedings of the Sixth International Symposium on High Performance Computer Architecture, pages 375-387. IEEE CS Press, January 2000.
19. D. Sager, G. Hinton, M. Upton, T. Chappell, T. D. Fletcher, S. Samaan, R. Murray. A 0.18m CMOS IA32 microprocessor with a 4GHz integer execution unit. In 2001 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pages 324-325, February 2001.
20. Semiconductor Industry Association. The International Technology Roadmap for Semiconductors, 2001 edition.
21. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, A. Agarwal. Bearing it all to software: RAW machines. IEEE Computer, pages 86-93, September 1997.
22. J. Wawrzynek, K. Asanovic, B. Kingsbury, D. Johnson, J. Beck, D. Morgan. Spert II: A vector microprocessor system. Computer, pages 79-86, March 1996.