Compact modeling of vertical ESD protection NPN transistors for RF circuits

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Volumn 2002-January, Issue , 2002, Pages 292-298

  Joshi, Sopan ^a   Rosenbaum, Elyse ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Circuit simulation; Computational modeling; Computer simulation; Electric breakdown; Electrostatic discharge; Hardware design languages; Impedance; Protection; Radio frequency; Virtual colonoscopy

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SIMULATION LANGUAGES; ELECTRIC BREAKDOWN; ELECTRIC IMPEDANCE; ELECTROSTATIC DEVICES; ELECTROSTATIC DISCHARGE; MODELING LANGUAGES; SCATTERING PARAMETERS; SEMICONDUCTOR DEVICE TESTING;

COMPUTATIONAL MODEL; HARDWARE DESIGN LANGUAGE; PROTECTION; RADIO FREQUENCIES; VIRTUAL COLONOSCOPY;

CIRCUIT SIMULATION;

EID: 84948732808     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. C. H. Dßaz and S.-M. Kang, "New algorithms for circuit simulation of device breakdown," IEEE Trans. CAD, vol. 11, no. 11, pp. 1344-1354, Nov 1992.
2. G. Bertrand et al., "Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology," IEEE JSSC, vol. 36, no. 9, pp. 1373-1381, Sep 2001.
3. C. C. McAndrew et al., "VBIC95, the vertical bipolar inter-company model" IEEE JSSC, vol. 31, no. 10, pp. 1476-1483, Oct 1996.
4. C. Richier et al., "Investigation on different ESD protection strategies devoted to 3.3V RF applications (2 GHz) in a 0.18 μm CMOS process," in Proc. EOSIESD Symp., 2000, pp. 251-259.
5. C. Ito, K. Banerjee, and R. Dutton, "Analysis and optimization of distributed ESD protection circuits for high-speed mixed-signal and RF applications," in Proc. EOSIESD Symp., 2001, pp. 355-363.
6. R. W. Dutton, "Bipolar transistor modeling of avalanche generation for computer circuit simulation," IEEE Trans. ED, vol. ED-22, no. 6, pp. 334-338, June 1975.
7. H.C. de Graaff and F. M. Klaassen, Compact Transistor Modelling for Circuit Design. Wien-New York: Springer-Verlag, 1990.
8. B. Krabbenborg, "Modelling and simulation of electrothermal interaction in bipolar transistors," Ph.D. dissertation, Universiteit Twente, Enschede, The Netherlands, 1994.
9. M. Mergens, W. Wilkening, S. Mettler, H. Wolt: and W. Fichtner, "Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior," in Proc. IEEE IRPS, 1999, pp. 167-178.
10. J. G. Fossum, "A bipolar device modeling technique applicable to computer-aided circuit analysis and design," IEEE Trans. ED, vol. ED-20, no. 6, pp. 582-513, June 1973.
11. Y. Wang, P. Juliano, S. Joshi, and E. Rosenbaum, "Electrothermal models for simulation of bulk-Si and SOI diodes in ESD protection circuits," Microelec. Rel., vol. 41, pp. 1781-1787, Nov 2001.
12. I. Getreu, Modeling the Bipolar Transistor. Amsterdam: Elsevier Scientific, 1978.
13. S. Joshi, R. Ida, P. Givelin, and E. Rosenbaum, "An analysis of bipolar breakdown and its application to the design of ESD protection circuits," in Proc. IEEE IRPS, 2001, pp. 240-245.
14. P. Juliano and E. Rosenbaum, "Accurate wafer-level measurement of ESD protection device turn-on using a modified very fast transmission line pulse system," IEEE Trans. Dev. & Mat. Rel., vol. 1, no. 2, pp. 95-103, June 2001.
15. J. Wu, P. Juliano and E. Rosenbaum, "Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions," Microelec. Rel., vol. 41, pp. 1771-1779, Nov 2001.
16. P. J. van Wijnen, H. R. Claessen, and E. A. Wolsheimer, "A new straightforward calibration and correction procedure for "on wafer" high-frequency s-parameter measurements (45 MHz - 18 GHz)," in Proc. IEEE BCTM, 1987, pp. 70-73.
17. C. H. Dßaz, S.-M. Kang, and C. Duvvury, "Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices," IEEE Trans. CAD, vol. 13, no. 4, pp. 482-493, Apr 1994.
18. V. M. Dwyer, A. J. Franklin, and D. S. Campbell, "Electrostatic discharge thermal failure in semiconductor devices," IEEE Trans. ED, vol. 37, pp. 2381-2387, Nov 1990.
19. S. H. Voldman et al., "Electrostatic discharge characterization of epitaxial-base silicon-germanium heterojunction bipolar transistors," in Proc. EOSIESD Symp., 2000, pp. 239-250.