Rapid hardware prototyping on RPM-2

IEEE Design and Test of Computers

Volumn 15, Issue 3, 1998, Pages 112-118

  Dubois, Michel ^{a,b,c,d,e,f,g,h}   Jeong, Jaeheon ^a,i,j,k   Song, Yong Ho ^a,i,l   Moga, Adrian ^a,m,n  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b University of Southern California   (United States)

^c THALES   (France)

^d PURDUE UNIVERSITY   (United States)

^e UNIVERSITY OF MINNESOTA   (United States)

^f FACULTÉ POLYTECHNIQUE DE MONS   (Belgium)

^g ACM   (United States)

^h IEEE   (United States)

ⁱ SAMSUNG Electronics   (South Korea)

^j Korea University   (South Korea)

^k Department of Electrical Engineering

^l Seoul National University   (South Korea)

^m Sequent Computer Systems   (United States)

ⁿ UNIVERSITY POLITEHNICA OF BUCHAREST   (Romania)

more..

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; DYNAMIC RANDOM ACCESS STORAGE; FIELD PROGRAMMABLE GATE ARRAYS; RAPID PROTOTYPING;

RAPID PROTOTYPING ENGINE FOR MULTIPROCESSOR SYSTEMS (RPM);

MULTIPROCESSING SYSTEMS;

EID: 0032118253     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.706042     Document Type: Article

References (12)

1. S. Trimberger, "A Reprogrammable Gate Array and Applications," Proc. IEEE, Vol. 81, No. 7, July 1993, pp. 1030-1041.
2. P. Stenström, "A Survey of Cache Coherence Schemes for Multiprocessors," Computer, Vol. 23, No. 6, June 1990, pp. 12-24.
3. L.A. Barroso et al., "RPM: A Rapid Prototyping Engine for Multiprocessor Systems," Computer, Vol. 28, No. 2, Feb. 1995, pp. 26-34.
4. K. Öner et al., "The Design of RPM: An FPGA-Based Multiprocessor Emulator," Proc. Third ACM Int'l Symp. Field-Programmable Gate Arrays, ACM, New York, 1995, pp. 60-66.
5. M. Dubois, C. Scheurich, and F.A. Briggs, "Synchronization, Coherence, and Event Ordering in Multiprocessors," Computer, Vol. 21, No. 2, Feb. 1988, pp. 9-21.
6. L. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, Vol. 27, No. 12, Dec. 1978, pp. 112-118.
7. F. Pong, P. Stenström, and M. Dubois, "An Integrated Methodology for the Verification of Directory-Based Cache Protocols," Proc. 1994 Int'l Conf. Parallel Processing, IEEE Computer Society Press, Los Alamitos, Calif., 1994, pp. I.158-166.
8. M. Dubois et al., Rapid Hardware Prototyping on RPM-2: Methodology and Experience, Tech. Report No. CENG 97-28, Univ. of Southern California, Los Angeles, Dec. 1997; http://www.usc.edu/dept/ceng/dubois/RPM.html.
9. R.H. Saavedra, R.S. Gaines, and M.J. Carlton, "Micro Benchmark Analysis of the KSR1," Proc. Supercomputing 93, IEEE CS Press, 1993, pp. 202-213.
10. S.C. Woo et al., "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. 22nd Int'l Symp. Computer Architecture, IEEE CS Press, 1995, pp. 24-36.
11. D. Culler, J.P. Singh, and A. Gupta, Parallel Computer Architecture, Morgan Kaufmann, San Mateo, Calif., 1997.
12. A. Nowatzyk et al., "The S3.mp Scalable Shared-Memory Multiprocessor," Proc. 1995 Int'l Conf. Parallel Processing, IEEE CS Press, 1995, pp. I.1-10.