Malleable NoC: Dark silicon inspired adaptable Network-on-Chip

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 1245-1248

  Bokhari, Haseeb ^a   Javaid, Haris ^b   Shafique, Muhammad ^c   Henkel, Jorg ^c   Parameswaran, Sri ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b GOOGLE INC   (United States)

^c KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY ALLOYS; BUDGET CONTROL; ENERGY EFFICIENCY; NETWORK ARCHITECTURE; ROUTERS; SERVERS; SILICON;

CHIP POWER; DARK SILICONS; DIVERSE APPLICATIONS; ENERGY DELAY PRODUCT; ENERGY EFFICIENT; MULTI CORE; NETWORK-ON-CHIP(NOC); PROPOSED ARCHITECTURES;

NETWORK-ON-CHIP;

EID: 84945943061     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.0694     Document Type: Conference Paper

References (21)

1. J. Howard, S. Dighe, S. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, and R. Van DerWijngaart, "A 48-core ia-32 processor in 45 nm CMOS using on-die message-passing and dvfs for performance and power scaling," Solid-State Circuits, IEEE Journal of, vol. 46, no. 1, pp. 173-183, 2011.
2. J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff, "Energy characterization of a tiled architecture processor with on-chip networks," in Proceedings of the 2003 international symposium on Low power electronics and design, ISLPED '03, (New York, NY, USA), pp. 424-427, ACM, 2003.
3. S. Borkar and A. A. Chien, "The future of microprocessors," Commun. ACM, vol. 54, pp. 67-77, May 2011.
4. P. Bogdan, R. Marculescu, S. Jain, and R. Gavila, "An optimal control approach to power management for multi-voltage and frequency islands multiprocessor platforms under highly variable workloads," in Networks on Chip (NoCS), 2012 Sixth IEEE/ACM International Symposium on, pp. 35-42, 2012.
5. A. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, and C. Das, "A case for dynamic frequency tuning in on-chip networks," in Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on, pp. 292-303, 2009.
6. H. Bokhari, H. Javaid, M. Shafique, J. Henkel, and S. Parameswaran, "darknoc: Designing energy-efficient network-on-chip with multi-vt cells for dark silicon," in Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference, DAC '14, (New York, NY, USA), pp. 161:1-161:6, ACM, 2014.
7. A. K. Mishra, O. Mutlu, and C. R. Das, "A heterogeneous multiple networkon-chip design: an application-aware approach," in Proceedings of the 50th Annual Design Automation Conference, DAC '13, (New York, NY, USA), pp. 36:1-36:10, ACM, 2013.
8. A. Bakhoda, J. Kim, and T. Aamodt, "Throughput-effective on-chip networks for manycore accelerators," in Microarchitecture (MICRO), 2010 43rd Annual IEEE/ACM International Symposium on, pp. 421-432, Dec 2010.
9. A. K. Mishra, N. Vijaykrishnan, and C. R. Das, "A case for heterogeneous on-chip interconnects for cmps," in Proceedings of the 38th annual international symposium on Computer architecture, ISCA '11, (New York, NY, USA), pp. 389-400, ACM, 2011.
10. L. Shang, L.-S. Peh, and N. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks," in High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International Symposium on, pp. 91-102, 2003.
11. X. Chen, Z. Xu, H. Kim, P. V. Gratz, J. Hu, M. Kishinevsky, U. Ogras, and R. Ayoub, "Dynamic voltage and frequency scaling for shared resources in multicore processor designs," in Proceedings of the 50th Annual Design Automation Conference, DAC '13, (New York, NY, USA), pp. 114:1-114:7, ACM, 2013.
12. G. Liang and A. Jantsch, "Adaptive power management for the on-chip communication network," in Digital System Design: Architectures, Methods and Tools, 2006. DSD 2006. 9th EUROMICRO Conference on, pp. 649-656, 2006.
13. T. Miller, X. Pan, R. Thomas, N. Sedaghati, and R. Teodorescu, "Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips," in High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on, pp. 1-12, Feb 2012.
14. H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano, "Performance, area, and power evaluations of ultrafine-grained run-time powergating routers for cmps," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 4, pp. 520-533, 2011.
15. G. Kim, J. Kim, and S. Yoo, "Flexibuffer: Reducing leakage power in onchip network routers," in Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, pp. 936-941, 2011.
16. A. Samih, R. Wang, A. Krishna, C. Maciocco, C. Tai, and Y. Solihin, "Energyefficient interconnect via router parking," in High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on, pp. 508-519, 2013.
17. R. Das, S. Narayanasamy, S. K. Satpathy, and R. G. Dreslinski, "Catnap: energy proportional multiple network-on-chip," in Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, (New York, NY, USA), pp. 320-331, ACM, 2013.
18. W. Kim, M. Gupta, G.-Y.Wei, and D. Brooks, "System level analysis of fast, percore dvfs using on-chip switching regulators," in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, pp. 123-134, 2008.
19. P. Teehan, M. Greenstreet, and G. Lemieux, "A survey and taxonomy of gals design styles," IEEE Des. Test, vol. 24, pp. 418-428, Sept. 2007.
20. M. Shafique, S. Garg, T. Mitra, S. Parameswaran, and J. Henkel, "Dark silicon as a challenge for hardware/software co-design: Invited special session paper," in Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES '14, (New York, NY, USA), pp. 13:1-13:10, ACM, 2014.
21. R. Das, R. Ausavarungnirun, O. Mutlu, A. Kumar, and M. Azimi, "Applicationto-core mapping policies to reduce memory system interference in multi-core systems," in High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on, pp. 107-118, Feb 2013.