SSDM: Smart stack data management for software managed multicores (SMMs)

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Lu, Jing ^a   Bai, Ke ^a   Shrivastava, Aviral ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

Embedded systems; Local memory; Multi core processor; Scratchpad memory; SPM; Stack data

Indexed keywords

LOCAL MEMORY; MULTI-CORE PROCESSOR; SCRATCH PAD MEMORY; SPM; STACK DATA;

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; HEURISTIC PROGRAMMING; MEMORY ARCHITECTURE; MULTIPROCESSING SYSTEMS; OPTIMIZATION; PROGRAM COMPILERS;

INFORMATION MANAGEMENT;

EID: 84879852650     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488918     Document Type: Conference Paper

References (30)

1. Intel Core i7 Processor Extreme Edition and Intel Core i7 Processor Datasheet, Volume 1. In White paper. Intel.
2. Raw Performance: SiSoftware Sandra 2010 Pro (GFLOPS).
3. The SCC Programmer's Guide. Technical report.
4. A. V. Aho, M. S. Lam, R. Sethi, J. D. Ullman. Compilers: Principles, Techniques, and Tools. Addison Wesley, 1986.
5. F. Angiolini et al. A Post-Compiler Approach to Scratchpad Mapping of Code. In Proc. of CASES, pages 259-267, 2004.
6. K. Bai, and A. Shrivastava. A Software-Only Scheme for Managing Heap Data on Limited Local Memory (LLM) Multi-core Processors. ACM TECS, 2013.
7. K. Bai, D. Lu, and A. Shrivastava. Vector Class on Limited Local Memory (LLM) Multi-core Processors. In Proc. of CASES, 2011.
8. K. Bai and A. Shrivastava. Heap Data Management for Limited Local Memory (LLM) Multi-core Processors. In Proc. of CODES+ISSS, 2010.
9. K. Bai and A. Shrivastava. Automatic and E-cient Heap Data Management for Limited Local Memory Multicore Architectures. In Proc. of DATE, 2013.
10. K. Bai, A. Shrivastava, and S. Kudchadker. Stack Data Management for Limited Local Memory (LLM) Multi-core Processors. In Proc. of ASAP, pages 231-234, 2011.
11. R. Banakar et al. Scratchpad Memory: Design Alternative for Cache on-chip Memory in Embedded Systems. In Proc. of CODES+ISSS, pages 73-78, 2002.
12. A. Dominguez, S. Udayakumaran, and R. Barua. Heap Data Allocation to Scratch-pad Memory in Embedded Systems. J. Embedded Comput., 1(4):521-540, 2005.
13. B. Egger et al. A Dynamic Code Placement Technique for Scratchpad Memory Using Postpass Optimization. In Proc. of CASES, pages 223-233, 2006.
14. B. Flachs et al. The Microarchitecture of the Synergistic Processor for A Cell Processor. IEEE Solid-state circuits, 41(1):63-70, 2006.
15. L. Gauthier and T. Ishihara. Implementation of Stack Data Placement and Run Time Management Using a Scratch-Pad Memory for Energy Consumption Reduction of Embedded Applications. IEICE, 94-A(12):2597-2608, 2011.
16. M. R. Guthaus et al. Mibench: A Free, Commercially Representative Embedded Benchmark Suite. Proc. of Workload Characterization, pages 3-14, 2001.
17. A. Janapsatya et al. A Novel Instruction Scratchpad Memory Optimization Method Based on Concomitance Metric. In Proc. of ASP-DAC, pages 612-617, 2006.
18. S. C. Jung, A. Shrivastava, and K. Bai. Dynamic Code Mapping for Limited Local Memory Systems. In Proc. of ASAP, pages 13-20, 2010.
19. M. Kandemir and A. Choudhary. Compiler-directed Scratch pad Memory Hierarchy Design and Management. In Proc. of DAC, pages 628-633, 2002.
20. M. Kandemir et al. Dynamic Management of Scratch-pad Memory Space. In Proc. of DAC, pages 690-695, 2001.
21. M. Kistler et al. Cell Multiprocessor Communication Network: Built for Speed. IEEE Micro, 26(3):10-23, May 2006.
22. L. Li, L. Gao, and J. Xue. Memory Coloring: A Compiler Approach for Scratchpad Memory Management. In Proc. of PACT, pages 329-338, 2005.
23. M. Mamidipaka and N. Dutt. On-chip Stack Based Memory Organization for Low Power Embedded Architectures. In Proc. of DATE, pages 1082-1087, 2003.
24. R. Mcllroy et al. Efficient Dynamic Heap Allocation of Scratch-pad Memory. In ISMM, pages 31-40, 2008.
25. N. Nguyen, A. Dominguez, and R. Barua. Memory Allocation for Embedded Systems with A Compile-time-unknown Scratch-pad Size. In Proc. of CASES, pages 115-125, 2005.
26. P. Panda et al. On-chip vs. On-chip Memory: the Data Partitioning Problem in Embedded Processor-based Systems. In ACM TODAES, pages 682{704, 2000.
27. S. Park et al. A Novel Technique to Use Scratch-pad Memory for Stack Management. In Proc. of DATE, pages 1478-1483, 2007.
28. F. Poletti et al. An Integrated Hardware/Software Approach for Run-time Scratchpad Management. In Proc. of DAC, pages 238-243, 2004.
29. A. Shrivastava et al. A Software-only Solution to Use Scratch Pads for Stack Data. IEEE TCAD, 28(11):1719{1728, 2009.
30. S. Udayakumaran, A. Dominguez, and R. Barua. Dynamic Allocation for Scratch-pad Memory Using Compile-time Decisions. ACM TECS, 5(2):472-511, 2006.