Real-time control of I/O COTS peripherals for embedded systems

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2009, Pages 193-203

  Bak, Stanley ^a   Betti, Emiliano ^a   Pellizzoni, Rodolfo ^a   Caccamo, Marco ^a   Sha, Lui ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER SIZES; COMMERCIAL OFF-THE-SHELF COMPONENTS; DATA TRANSACTION; DELAY BOUND; HIGH BANDWIDTH; I/O PERIPHERALS; I/O SUBSYSTEMS; INTERCONNECT SYSTEMS; MANAGEMENT SYSTEMS; REAL TIME SCHEDULING; REAL-TIME EMBEDDED SYSTEMS; TIME-TO-MARKET;

BRIDGES; COST REDUCTION; MANAGEMENT; REAL TIME CONTROL;

EMBEDDED SYSTEMS;

EID: 77649332933     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2009.41     Document Type: Conference Paper

References (29)

1. M. Alvarez, E. Salami, A. Ramirez, and M. Valero. A performance characterization of high definition digital video decoding using h.264/avc. In Proc. of the IEEE International Workload Characterization Symposium, Oct 2005.
2. L. Sha B. Sprunt, J.P. Lehoczky. Scheduling sporadic and aperiodic events in a hard real-time system. Technical report, CMU, 1989.
3. J.-Y. Le Boudec and P. Thiran. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer, LNCS, 2001.
4. G. Buttazzo. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications, Second Edition. Kluwer Academic Publishers, Boston, 2004.
5. S. Chakraborty, S. Kunzli, and L. Thiele. A general framework for analysing system properties in platform-based embedded system design. In Proc. of 6th Design, Automation and Test in Europe (DATE), Munich, Germany, 2003.
6. Doug Gibbs. Measuring treck tcp/ip performance using the xps locallink temac in an embedded processor system. www.xilinx.com/support/documentation/ application-notes/xapp1043.pdf, 2008.
7. K. Hoyme and K. Driscoll. SAFEbus. IEEE Aerospace Electronic Systems Magazine, 8:34-39, March 1993.
8. Tay-Yi Huang, Jane W. S. Liu, and Jen-Yao Chung. Allowing cycle-stealing direct memory access i/o concurrent with hard-real-time programs. In Int. Conf. on Parallel and Distributed Systems, Tokyo, 1996.
9. J. Lehoczky, L. Sha, and Y. Ding. The rate monotonic scheduling algorithm: Exact characterization and average case behavior. In Proceedings of the IEEE Real-Time Systems Symposium, December 1989.
10. C. L. Liu and James W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM, 20(1):46-61, 1973.
11. M. Y. Nam, R. Pellizzoni, R. M. Bradford, and L. Sha. ASI-IST: Application specic I/O integration support tool for realtime bus architecture designs. In Proceedings of the IEEE ICECCS, Potsdam, Germany, 2009.
12. PCISIG. Conventional pci 3.0, pci-x 2.0 and pci-e 2.0 specifications. www.pcisig.com, 2009.
13. R. Pellizzoni, B.D. Bui, M. Caccamo, and Lui Sha. Coscheduling of CPU and I/O transactions in COTS-based embedded systems. In Real-Time Systems Symposium, 2008, pages 221-231, 30 2008-Dec. 3 2008.
14. R. Pellizzoni and M. Caccamo. Toward the predictable integration of real-time cots based systems. In Proc. of the 28th IEEE International Real-Time Systems Symposium, pages 73-82, Washington, DC, USA, 2007.
15. PetaLogix. Petalinux. http://developer.petalogix.com/, 2008.
16. John Pike. Hh-60g pave hawk. www.globalsecurity.org/military/systems/ aircraft/ hh-60g.htm, 2009.
17. th IEEE Real-Time System Symposium, December 2007.
18. S. Schliecker, M. Negrean, G. Nicolescu, P. Paulin, and R. Ernst. Reliable performance analysis of a multicore multithreaded system-on-chip. In Proceedings of the 6th CODES+ISSS, Oct 2008.
19. S. Schönberg. Impact of pci-bus load on applications in a pc architecture. In Proceedings of the 24th IEEE International Real-Time Systems Symposium, Cancun, Mexico, Dec 2003.
20. B. Sprunt, L. Sha, and J. Lehoczky. Aperiodic task scheduling for hard-real-time systems. Journal of Real-Time Systems, 1, July 1989.
21. M. Spuri. Analysis of deadline scheduled real-time systems. Technical Report RR-2772, INRIA, France, January 1996.
22. M. Spuri and G.C. Buttazzo. Efficient aperiodic service under earliest deadline scheduling. In Real-Time Systems Symposium, 1994., Proceedings., pages 2-11, Dec 1994.
23. L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2000.
24. K. W. Tindell, H. Hansson, and A. J. Wellings. Analysing real-time communication: controller area network (CAN). In Proceedings of the IEEE Real-Time Systems Symposium, San Juan, Puerto Rico, December 1994.
25. E. Wandeler, L. Thiele, M. Verhoef, and P. Lieverse. System architecture evaluation using modular performance analysis: a case study. International Journal on Software Tools for Technology Transfer, 9(6):649-667, Nov 2006.
26. Xilinx. Virtex-5 LXT FPGA ML505 Evaluation Platform. www.xilinx.com/ products/devkits/HW-V5-ML505-UNI-G.htm, 2008.
27. Xilinx. Microblaze soft processor core. www.xilinx.com/tools/microblaze. htm, 2009.
28. Xilinx. Ml455. www.xilinx.com/support/documentation/ml455.htm, 2009.
29. Xilinx. Virtex-5 LXT ML555 FPGA Development Kit for PCI Express, PCI-X, and PCI Interfaces. www.xilinx.com/products/ devkits/HW-V5-ML555-G.htm, 2009.