Code generation for functional validation of pipelined microprocessors

Proceedings of the European Test Workshop

Volumn 2003-January, Issue , 2003, Pages 113-118

  Corno, F ^a   Squillero, G ^a   Sonza Reorda, M ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

Conferences; Microprocessors; Testing

Indexed keywords

MICROPROCESSOR CHIPS; TEST FACILITIES; TESTING;

ASSEMBLY INSTRUCTIONS; CODE GENERATION; CONFERENCES; FUNCTIONAL VALIDATION; FUNCTIONAL VERIFICATION; HUMAN INTERVENTION; INTERNAL PARAMETERS; STATEMENT COVERAGE;

SOFTWARE TESTING;

EID: 84942905068     PISSN: 15301877     EISSN: 15581780     Source Type: Conference Proceeding    
DOI: 10.1109/ETW.2003.1231677     Document Type: Conference Paper

References (12)

1. C.-F. Wu, C.-T. Huang, C.W. Wang, K.-L. Cheng, C.-W. Wu, Error Catch and Analysis for Semiconductor Memories Using March Tests, IEEE/ACM International Conference on Computer Aided Design, 2000, pp. 468-471
2. P. Mishra, H. Tomiyama, N. Dutt, A. Nicolau, "Automatic verification of in-order execution in microprocessors with fragmented pipelines and multicycle functional units", DATE: IEEE Design, Automation & Test in Europe, 2002, pp. 36-43
3. th International High-level Design Validation test Workshop, 2002, pp. 31-35
4. th IEEE International Conference on VLSI Design, 1999, pp. 300-305
5. J. R. Heath, S. Durbha, "Methodology for synthesis, testing, and verification of pipelined architecture processors from behavioral-level-only HDL code and a case study example", Proc. IEEE SoutheastCon, 2001, pp. 143-149
6. J. R. Koza, "Genetic programming", Encyclopedia of Computer Science and Technology, vol. 39, Marcel-Dekker, 1998, pp. 29-43
7. F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero, "Evolutionary Test Program Induction for Microprocessor Design Verification", Asian Test Symposium, 2002, pp. 368-373
8. D. A. Patterson and J. L. Hennessy, Computer Architecture - A Quantitative Approach, (second edition), Morgan Kaufmann, 1996
9. F. Corno, M. Sonza Reorda, G. Squillero, M. Violante, "On the Test of Microprocessor IP Cores", DATE: IEEE Design, Automation & Test in Europe, 2001, pp. 209-213
10. P. M. Sailer, P. M. Sler, DLX Instruction Set Architecture Handbook, Morgan Kaufmann Publishers, 1996
11. D. Van Campenhout, T. N. Mudge, J. P. Hayes, "High-Level Test Generation for Design Verification of Pipelined Microprocessors", Design Automation Conference, 1999, pp. 185-188
12. F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero, "Fully Automatic Test Program Generation for Microprocessor Cores", DATE: IEEE Design, Automation & Test in Europe, 2003, pp. 1006-1011