-
1
-
-
84860661333
-
A 20nm 1. 8V 8Gb PRAM with 40MB/s program bandwidth
-
Y. Choi, et al., "A 20nm 1. 8V 8Gb PRAM with 40MB/s program bandwidth, " in Proc. Intl. ISSCC Tech. Dig., 2012, pp. 46-48.
-
(2012)
Proc. Intl. ISSCC Tech. Dig
, pp. 46-48
-
-
Choi, Y.1
-
2
-
-
78650005927
-
Phase change memory
-
H. S. Wong, S. Raoux, S. Kim, J. Liang, J. / P. Reifenberg, B. Rajendran, M. Asheghi and K. E. Goodson, "Phase change memory, " Proc. IEEE, vol. 98, no. 12, pp. 2201-2227, 2010.
-
(2010)
Proc. IEEE
, vol.98
, Issue.12
, pp. 2201-2227
-
-
Wong, H.S.1
Raoux, S.2
Kim, S.3
Liang, J.P.4
Reifenberg, J.5
Rajendran, B.6
Asheghi, M.7
Goodson, K.E.8
-
3
-
-
67349254101
-
Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells Part I: Experimental study
-
D. Ielmini, D. Sharma, S. Lavizzari, and A. L. Lacaita, "Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells Part I: Experimental study, " IEEE Trans. Electron Devices, vol. 56, no. 5, pp. 1070-1077, 2009.
-
(2009)
IEEE Trans. Electron Devices
, vol.56
, Issue.5
, pp. 1070-1077
-
-
Ielmini, D.1
Sharma, D.2
Lavizzari, S.3
Lacaita, A.L.4
-
4
-
-
33745633904
-
Experimental investigation of transport properties in chalcogenide materials through 1/f noise measurements
-
D. Fugazza, D. Ielmini, S. Lavizzari, and A. L. Lacaita, "Experimental investigation of transport properties in chalcogenide materials through 1/f noise measurements, " Appl. Phys. Lett., vol. 88, pp. 263506, 2006.
-
(2006)
Appl. Phys. Lett.
, vol.88
, pp. 263506
-
-
Fugazza, D.1
Ielmini, D.2
Lavizzari, S.3
Lacaita, A.L.4
-
5
-
-
67349157165
-
Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells-Part II: Physics-based modeling
-
May
-
S. Lavizzari, D. Ielmini, D. Sharma, and A. L. Lacaita, "Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells-Part II: Physics-based modeling, " IEEE Trans. Electron Devices, vol. 56, no. 5, pp. 1078-1085, May 2009.
-
(2009)
IEEE Trans. Electron Devices
, vol.56
, Issue.5
, pp. 1078-1085
-
-
Lavizzari, S.1
Ielmini, D.2
Sharma, D.3
Lacaita, A.L.4
-
6
-
-
80655132012
-
Non-resistance-based cell-state metric for phase change memory
-
Oct
-
A. Sebastian, N. Papandreou, A. Pantazi, H. Pozidis and E. Eleftheriou, "Non-resistance-based cell-state metric for phase change memory", Journal of Applied Physics, vol. 110, pp. 084505, Oct. 2011.
-
(2011)
Journal of Applied Physics
, vol.110
, pp. 084505
-
-
Sebastian, A.1
Papandreou, N.2
Pantazi, A.3
Pozidis, H.4
Eleftheriou, E.5
-
7
-
-
84857026477
-
Drift-resilient cell-state metric for multilevel phase-change memory
-
N. Papandreou, A. Sebastian, A. Pantazi, M. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou, "Drift-resilient cell-state metric for multilevel phase-change memory, " in Proc. IEDM Tech. Dig., 2011, pp. 55-58.
-
(2011)
Proc. IEDM Tech. Dig
, pp. 55-58
-
-
Papandreou, N.1
Sebastian, A.2
Pantazi, A.3
Breitwisch, M.4
Lam, C.5
Pozidis, H.6
Eleftheriou, E.7
-
8
-
-
82155199591
-
Device, circuit and system-level analysis of noise in multi-bit phase-change memory
-
G. F. Close, U. Frey, M. Breitwisch, H. L. Lung, C. Lam, C. Hagleitner, and E. Eleftheriou, "Device, circuit and system-level analysis of noise in multi-bit phase-change memory, " in Proc. IEDM Tech. Dig., 2010, pp. 660-663.
-
(2010)
Proc. IEDM Tech. Dig
, pp. 660-663
-
-
Close, G.F.1
Frey, U.2
Breitwisch, M.3
Lung, H.L.4
Lam, C.5
Hagleitner, C.6
Eleftheriou, E.7
-
9
-
-
84888882514
-
A versatile platform for characterization of solid-state memory channels
-
N. Papandreou, T. Antonakopoulos, U. Egger, A. Palli, H. Pozidis, and E. Eleftheriou, "A versatile platform for characterization of solid-state memory channels, " in Proc. DSP, 2013, pp. 1-5.
-
(2013)
Proc. DSP
, pp. 1-5
-
-
Papandreou, N.1
Antonakopoulos, T.2
Egger, U.3
Palli, A.4
Pozidis, H.5
Eleftheriou, E.6
-
10
-
-
42149105894
-
Write strategies for 2 and 4-bit multi-level phase-change memory
-
T. Nirschl, J. Philipp, T. Happ, G. Burr, B. Rajendran, M.-H. Lee, A. Schrott, M. Yang, M. Breitwisch, C. Chen, E. Joseph, M. Lamorey, R. Cheek, S.-H. Chen, S. Zaidi, S. Raoux, Y. Chen, Y. Zhu, R. Bergmann, H. L. Lung, and C. Lam, "Write strategies for 2 and 4-bit multi-level phase-change memory, " in Proc. IEDM, 2007, pp. 461-464.
-
(2007)
Proc. IEDM
, pp. 461-464
-
-
Nirschl, T.1
Philipp, J.2
Happ, T.3
Burr, G.4
Rajendran, B.5
Lee, M.-H.6
Schrott, A.7
Yang, M.8
Breitwisch, M.9
Chen, C.10
Joseph, E.11
Lamorey, M.12
Cheek, R.13
Chen, S.-H.14
Zaidi, S.15
Raoux, S.16
Chen, Y.17
Zhu, Y.18
Bergmann, R.19
Lung, H.L.20
Lam, C.21
more..
-
11
-
-
79960855650
-
Programming algorithms for multilevel phasechange memory
-
N. Papandreou, H. Pozidis, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, and E. Eleftheriou, "Programming algorithms for multilevel phasechange memory, " in Proc. ISCAS, 2011, pp. 329-332.
-
(2011)
Proc. ISCAS
, pp. 329-332
-
-
Papandreou, N.1
Pozidis, H.2
Pantazi, A.3
Sebastian, A.4
Breitwisch, M.5
Lam, C.6
Eleftheriou, E.7
-
12
-
-
79960015315
-
Drift-tolerant multilevel phase-change memory
-
N. Papandreou, H. Pozidis, T. Mittelholzer, G. F. Close, M. Breitwisch, C. Lam, and E. Eleftheriou, "Drift-tolerant multilevel phase-change memory, " in Proc. Intl. Memory Workshop (IMW), 2011, pp. 147-150.
-
(2011)
Proc. Intl. Memory Workshop (IMW)
, pp. 147-150
-
-
Papandreou, N.1
Pozidis, H.2
Mittelholzer, T.3
Close, G.F.4
Breitwisch, M.5
Lam, C.6
Eleftheriou, E.7
-
13
-
-
84883720585
-
Reliable MLC data storage and retention in phase-change memory after endurance cycling
-
May
-
H. Pozidis, N. Papandreou, A. Sebastian, T. Mittelholzer, M. BrightSky, C. Lam, and E. Eleftheriou, "Reliable MLC Data Storage and Retention in Phase-Change Memory After Endurance Cycling, " in Proc. Intl. Memory Workshop (IMW), May 2013, pp. 100-103.
-
(2013)
Proc. Intl. Memory Workshop (IMW)
, pp. 100-103
-
-
Pozidis, H.1
Papandreou, N.2
Sebastian, A.3
Mittelholzer, T.4
BrightSky, M.5
Lam, C.6
Eleftheriou, E.7
-
14
-
-
84942880636
-
Phase change memory reliability: A signal processing and coding perspective
-
Aug.
-
H. Pozidis, T. Mittelholzer, N. Papandreou T. Parnell, and M. Stanisavljevic, "Phase Change Memory Reliability: A Signal Processing and Coding Perspective, " in Proc. TMRC Tech. Dig., Aug. 2014, pp. 81-82.
-
(2014)
Proc. TMRC Tech. Dig.
, pp. 81-82
-
-
Pozidis, H.1
Mittelholzer, T.2
Papandreou Parnell, T.N.3
Stanisavljevic, M.4
|