A versatile platform for characterization of solid-state memory channels

2013 18th International Conference on Digital Signal Processing, DSP 2013

Volumn , Issue , 2013, Pages

  Papandreou, N ^a   Antonakopoulos, Th ^b   Egger, U ^a   Palli, A ^b   Pozidis, H ^a   Eleftheriou, E ^a  

^a IBM RESEARCH ZURICH   (Switzerland)

^b UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

EMERGING NON-VOLATILE MEMORY; HARDWARE PLATFORM; HARDWARE TESTBEDS; INTERFERENCE SOURCES; NON-VOLATILE MEMORY; PERFORMANCE CHARACTERIZATION; SOLID-STATE MEMORY; STATISTICAL CHARACTERIZATION;

DIGITAL SIGNAL PROCESSING; FLASH MEMORY; PHASE CHANGE MEMORY;

HARDWARE;

EID: 84888882514     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDSP.2013.6622745     Document Type: Conference Paper

References (18)

1. B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger, "Phase-Change Technology and the Future of Main Memory," IEEE Micro, Vol. 30, no. 1, pp. 131-141, Jan.-Feb. 2010.
2. D. G. Andersen, and S. Swanson, "Rethinking Flash in the Data Center," IEEE Micro, Vol. 30, no. 3, pp. 52-54, Jan.-Feb. 2010.
3. P. W. Coteus, J. U. Knickerbocker, C. H. Lam, and Y. A. Vlasov, "Technologies for the exascale systems," IBM J. Res. Dev., Vol. 55, no. 5, pp. 14:1-14:12, Sep.-Oct. 2011.
4. 2 64 GB multi-level Flash memory with 400 Mbit/sec/pin 1.8 V Toggle mode interface," IEEE J. Solid-State Circuits, Vol. 48, no. 1, pp. 159-167, Jan, 2013.
5. S. Raoux et al., "Phase-change random access memory: A scalable technology," IBM J. Res. Dev., Vol. 52, no. 4/5, pp. 465-479, 2008.
6. R. Bez and P. Cappelletti, "Emerging memory technology perspective," in Proc. VLSI-DAT, 2012, pp. 1-2.
7. K. Prall, "Scaling non-volatile memory below 30nm," in Proc. Non Volatile Semiconductor Memory Workshop, 2007, pp. 5-10.
8. N. Papandreou, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou, "Multilevel phase-change memory," in Proc. IEEE ICECS, 2010, pp. 1017-1020.
9. B. Shin, C. Seol, J.-S. Chung, and J. J. Kong, "Error control coding and signal processing for flash memories," in Proc. IEEE ISCAS, 2012, pp. 409-412.
10. G. Dong, N. Xie, and T. Zhang, "On the Use of Soft-Decision Error-Correction Codes in NAND Flash Memory," IEEE Trans. Circuits and Systems I: Regular Papers, Vol. 58, no. 2, pp. 429-439, Feb. 2011.
11. Dong-Hwan Lee and Wonyong Sung, "Least squares based cell-to-cell interference cancelation technique for multi-level cell NAND Flash memory," in Proc. IEEE ICASSP, 2012, pp. 1601-1604.
12. M. Breitwisch et al., "Novel lithography-independent pore phase change memory," in Symp. VLSI Tech. Dig., 2007, pp. 100-101.
13. F. Bedeschi et al., "A bipolar-selected phase change memory featuring multi-level cell storage," IEEE J. Solid-State Circ., Vol. 44, no. 1, pp. 217-227, Jan. 2009.
14. N. Papandreou, H. Pozidis, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, and E. Eleftheriou, "Programming algorithms for multilevel phase-change memory," in Proc. IEEE ISCAS, 2011, pp. 329-332.
15. D. Ielmini, D. Sharma, S. Lavizzari, and A. L. Lacaita, "Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells-Part I: Experimental study," IEEE Trans. Electron Devices, Vol. 56, no. 5, pp. 1070-1077, May 2009.
16. H. Pozidis, N. Papandreou, A. Sebastian, T. Mittelholzer, M. BrightSky, C. Lam and E. Eleftheriou, "A framework for reliability assessment in multilevel phase-change memory," in Proc. IMW, 2012, pp. 143-146.
17. D. Fugazza, D. Ielmini, S. Lavizzari, and A. L. Lacaita, "Random telegraph signal noise in phase change memory devices," in Proc. IRPS, 2010, pp. 743-749.
18. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," Proceedings of the IEEE, Vol. 91, no. 4, pp. 489-502, Apr. 2003.