-
1
-
-
50249185641
-
A 45 nm Logic Technology with High-K+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-Free Packaging
-
Mistry, K.; Allen, C.; Auth, C.; Beattie, B.; Bergstrom, D.; Bost, M.; Brazier, M.; Buehler, M.; Cappellani, A.; Chau, R. et al. A 45 nm Logic Technology with High-K+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-Free Packaging Technol. Dig.-Int. Electron Devices Meet. IEDM 2007, 247-250 10.1109/IEDM.2007.4418914
-
(2007)
Technol. Dig. - Int. Electron Devices Meet. IEDM
, pp. 247-250
-
-
Mistry, K.1
Allen, C.2
Auth, C.3
Beattie, B.4
Bergstrom, D.5
Bost, M.6
Brazier, M.7
Buehler, M.8
Cappellani, A.9
Chau, R.10
-
2
-
-
84862652741
-
Considerations for Ultimate CMOS Scaling
-
Kuhn, K. J. Considerations for Ultimate CMOS Scaling IEEE Trans. Electron Devices 2012, 59, 1813-1828 10.1109/TED.2012.2193129
-
(2012)
IEEE Trans. Electron Devices
, vol.59
, pp. 1813-1828
-
-
Kuhn, K.J.1
-
3
-
-
84876122244
-
A 22 nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
-
Jan, C.-H.; Bhattacharya, U.; Brain, R.; Choi, S.-J.; Curello, G.; Gupta, G.; Hafez, W.; Jang, M.; Kang, M.; Komeyli, K. et al. A 22 nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications IEEE Int. Electron Devices Meet., 2012 2012, 3.1.1-3.1.4 10.1109/IEDM.2012.6478969
-
(2012)
IEEE Int. Electron Devices Meet., 2012
, pp. 311-314
-
-
Jan, C.-H.1
Bhattacharya, U.2
Brain, R.3
Choi, S.-J.4
Curello, G.5
Gupta, G.6
Hafez, W.7
Jang, M.8
Kang, M.9
Komeyli, K.10
-
4
-
-
75649140552
-
Atomic Layer Deposition: An Overview
-
George, S. M. Atomic Layer Deposition: An Overview Chem. Rev. 2010, 110, 111-131 10.1021/cr900056b
-
(2010)
Chem. Rev.
, vol.110
, pp. 111-131
-
-
George, S.M.1
-
5
-
-
84902074912
-
A Brief Review of Atomic Layer Deposition: From Fundamentals to Applications
-
Johnson, R. W.; Hultqvist, A.; Bent, S. F. A Brief Review of Atomic Layer Deposition: From Fundamentals to Applications Mater. Today 2014, 17, 236-246 10.1016/j.mattod.2014.04.026
-
(2014)
Mater. Today
, vol.17
, pp. 236-246
-
-
Johnson, R.W.1
Hultqvist, A.2
Bent, S.F.3
-
6
-
-
0035839824
-
Selective-Area Atomic Layer Epitaxy Growth of ZnO Features on Soft Lithography-Patterned Substrates
-
Yan, M.; Koide, Y.; Babcock, J. R.; Markworth, P. R.; Belot, J. A.; Marks, T. J.; Chang, R. P. H. Selective-Area Atomic Layer Epitaxy Growth of ZnO Features on Soft Lithography-Patterned Substrates Appl. Phys. Lett. 2001, 79, 1709 10.1063/1.1402959
-
(2001)
Appl. Phys. Lett.
, vol.79
, pp. 1709
-
-
Yan, M.1
Koide, Y.2
Babcock, J.R.3
Markworth, P.R.4
Belot, J.A.5
Marks, T.J.6
Chang, R.P.H.7
-
8
-
-
1842478072
-
Selective Atomic Layer Deposition of Titanium Oxide on Patterned Self-Assembled Monolayers Formed by Microcontact Printing
-
Park, M. H.; Jang, Y. J.; Sung-Suh, H. M.; Sung, M. M. Selective Atomic Layer Deposition of Titanium Oxide on Patterned Self-Assembled Monolayers Formed by Microcontact Printing Langmuir 2004, 20, 2257-2260 10.1021/la035760c
-
(2004)
Langmuir
, vol.20
, pp. 2257-2260
-
-
Park, M.H.1
Jang, Y.J.2
Sung-Suh, H.M.3
Sung, M.M.4
-
9
-
-
84901298406
-
A New Resist for Area Selective Atomic and Molecular Layer Deposition on Metal-Dielectric Patterns
-
Hashemi, F. S. M.; Prasittichai, C.; Bent, S. F. A New Resist for Area Selective Atomic and Molecular Layer Deposition on Metal-Dielectric Patterns J. Phys. Chem. C 2014, 118, 10957-10962 10.1021/jp502669f
-
(2014)
J. Phys. Chem. C
, vol.118
, pp. 10957-10962
-
-
Hashemi, F.S.M.1
Prasittichai, C.2
Bent, S.F.3
-
10
-
-
84908199300
-
Improving Area-Selective Molecular Layer Deposition by Selective SAM Removal
-
Prasittichai, C.; Pickrahn, K. L.; Hashemi, F. S. M.; Bergsman, D. S.; Bent, S. F. Improving Area-Selective Molecular Layer Deposition by Selective SAM Removal ACS Appl. Mater. Interfaces 2014, 6, 17831-17836 10.1021/am504441e
-
(2014)
ACS Appl. Mater. Interfaces
, vol.6
, pp. 17831-17836
-
-
Prasittichai, C.1
Pickrahn, K.L.2
Hashemi, F.S.M.3
Bergsman, D.S.4
Bent, S.F.5
-
11
-
-
84942103786
-
Self-Correcting Process for High Quality Patterning by Atomic Layer Deposition
-
Minaye Hashemi, F. S.; Prasittichai, C.; Bent, S. F. Self-Correcting Process for High Quality Patterning by Atomic Layer Deposition ACS Nano 2015, 10.1021/acsnano.5b03125
-
(2015)
ACS Nano
-
-
Minaye Hashemi, F.S.1
Prasittichai, C.2
Bent, S.F.3
-
12
-
-
84942239866
-
Transistor Aging and Reliability in 14nm Tri-Gate Technology
-
Novak, S.; Parker, C.; Becher, D.; Liu, M.; Agostinelli, M.; Chahal, M.; Packan, P.; Nayak, P.; Ramey, S.; Natarajan, S. Transistor Aging and Reliability in 14nm Tri-Gate Technology IEEE Int. Reliab. Phys. Symp. Proc. 2015, 2F.2.1-2F.2.5 10.1109/IRPS.2015.7112692
-
(2015)
IEEE Int. Reliab. Phys. Symp. Proc.
, pp. 221-225
-
-
Novak, S.1
Parker, C.2
Becher, D.3
Liu, M.4
Agostinelli, M.5
Chahal, M.6
Packan, P.7
Nayak, P.8
Ramey, S.9
Natarajan, S.10
-
13
-
-
37649016574
-
Controlled Nanoscale Doping of Semiconductors via Molecular Monolayers
-
Ho, J. C.; Yerushalmi, R.; Jacobson, Z. A.; Fan, Z.; Alley, R. L.; Javey, A. Controlled Nanoscale Doping of Semiconductors via Molecular Monolayers Nat. Mater. 2008, 7, 62-67 10.1038/nmat2058
-
(2008)
Nat. Mater.
, vol.7
, pp. 62-67
-
-
Ho, J.C.1
Yerushalmi, R.2
Jacobson, Z.A.3
Fan, Z.4
Alley, R.L.5
Javey, A.6
-
14
-
-
84942281984
-
-
International Technology Roadmap for Semiconductors, (accessed August).
-
ITRS, International Technology Working Groups, International Technology Roadmap for Semiconductors, http://www.semiconwest.org/sites/semiconwest.org/files/data14/docs/043-Mike-Garner.pdf (accessed August 2015).
-
(2015)
-
-
-
15
-
-
0028486133
-
Contact and Via Structures with Copper Interconnects Fabricated using Dual Damascene Technology
-
Lakshminarayanan, S.; Steigerwald, J.; Price, D. T.; Bourgeois, M.; Chow, T. P.; Gutmann, R. J.; Murarka, S. P. Contact and Via Structures with Copper Interconnects Fabricated using Dual Damascene Technology IEEE Electron Device Lett. 1994, 15, 307-309 10.1109/55.296225
-
(1994)
IEEE Electron Device Lett.
, vol.15
, pp. 307-309
-
-
Lakshminarayanan, S.1
Steigerwald, J.2
Price, D.T.3
Bourgeois, M.4
Chow, T.P.5
Gutmann, R.J.6
Murarka, S.P.7
-
16
-
-
84923340866
-
Controlled Synthesis of Pd/Pt Core Shell Nanoparticles Using Area-Selective Atomic Layer Deposition
-
Cao, K.; Zhu, Q.; Shan, B.; Chen, R. Controlled Synthesis of Pd/Pt Core Shell Nanoparticles Using Area-Selective Atomic Layer Deposition Sci. Rep. 2015, 5, 8470 10.1038/srep08470
-
(2015)
Sci. Rep.
, vol.5
, pp. 8470
-
-
Cao, K.1
Zhu, Q.2
Shan, B.3
Chen, R.4
-
17
-
-
34547700860
-
Spatial control over atomic layer deposition using microcontact-printed resists
-
Jiang, X.; Chen, R.; Bent, S. F. Spatial control over atomic layer deposition using microcontact-printed resists Surf. Coatings Technol. 2007, 201, 8799-8807 10.1002/adma.201404314
-
(2007)
Surf. Coatings Technol.
, vol.201
, pp. 8799-8807
-
-
Jiang, X.1
Chen, R.2
Bent, S.F.3
-
18
-
-
84897033802
-
Application of Three-Dimensionally Area-Selective Atomic Layer Deposition for Selectively Coating the Vertical Surfaces of Standing Nanopillars
-
Dong, W.; Zhang, K.; Zhang, Y.; Wei, T.; Sun, Y.; Chen, X.; Dai, N. Application of Three-Dimensionally Area-Selective Atomic Layer Deposition for Selectively Coating the Vertical Surfaces of Standing Nanopillars Sci. Rep. 2014, 4, 4458 10.1038/srep04458
-
(2014)
Sci. Rep.
, vol.4
, pp. 4458
-
-
Dong, W.1
Zhang, K.2
Zhang, Y.3
Wei, T.4
Sun, Y.5
Chen, X.6
Dai, N.7
|