-
1
-
-
57749178620
-
System level analysis of fast, per-core dvfs using on-chip switching regulators
-
W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, "System level analysis of fast, per-core dvfs using on-chip switching regulators," in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on. IEEE, 2008, pp. 123-134.
-
(2008)
High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium On. IEEE
, pp. 123-134
-
-
Kim, W.1
Gupta, M.S.2
Wei, G.-Y.3
Brooks, D.4
-
2
-
-
84874593766
-
Heterogeneous methodology for energy efficient distribution of on-chip power supplies
-
I. Vaisband and E. G. Friedman, "Heterogeneous methodology for energy efficient distribution of on-chip power supplies," Power Electronics, IEEE Transactions on, vol. 28, no. 9, pp. 4267-4280, 2013.
-
(2013)
Power Electronics, IEEE Transactions on
, vol.28
, Issue.9
, pp. 4267-4280
-
-
Vaisband, I.1
Friedman, E.G.2
-
3
-
-
84900401077
-
FivrUfully integrated voltage regulators on 4th generation intel coréZ socs
-
E. A. Burton, G. Schrom, F. Paillet, J. Douglas, W. J. Lambert, K. Radhakrishnan, and M. J. Hill, "FivrUfully integrated voltage regulators on 4th generation intel coréZ socs," in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE. IEEE, 2014, pp. 432-439.
-
(2014)
Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE. IEEE
, pp. 432-439
-
-
Burton, E.A.1
Schrom, G.2
Paillet, F.3
Douglas, J.4
Lambert, W.J.5
Radhakrishnan, K.6
Hill, M.J.7
-
4
-
-
1542500881
-
A fully integrated on-chip dc-dc conversion and power management system
-
G. Patounakis, Y. W. Li, and K. L. Shepard, "A fully integrated on-chip dc-dc conversion and power management system," Solid-State Circuits, IEEE Journal of, vol. 39, no. 3, pp. 443-451, 2004.
-
(2004)
Solid-State Circuits, IEEE Journal of
, vol.39
, Issue.3
, pp. 443-451
-
-
Patounakis, G.1
Li, Y.W.2
Shepard, K.L.3
-
5
-
-
18744371945
-
Area-efficient linear regulator with ultra-fast load regulation
-
P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," Solid-State Circuits, IEEE Journal of, vol. 40, no. 4, pp. 933-940, 2005.
-
(2005)
Solid-State Circuits, IEEE Journal of
, vol.40
, Issue.4
, pp. 933-940
-
-
Hazucha, P.1
Karnik, T.2
Bloechel, B.A.3
Parsons, C.4
Finan, D.5
Borkar, S.6
-
6
-
-
77649123121
-
High psr low drop-out regulator with feed-forward ripple cancellation technique
-
M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sánchez-Sinencio, "High psr low drop-out regulator with feed-forward ripple cancellation technique," Solid-State Circuits, IEEE Journal of, vol. 45, no. 3, pp. 565-577, 2010.
-
(2010)
Solid-State Circuits, IEEE Journal of
, vol.45
, Issue.3
, pp. 565-577
-
-
El-Nozahi, M.1
Amer, A.2
Torres, J.3
Entesari, K.4
Sánchez-Sinencio, E.5
-
7
-
-
78649818058
-
0. 5-v input digital ldo with 98. 7% current efficiency and 2. 7-a quiescent current in 65nm cmos
-
Y. Okuma, K. Ishida, Y. Ryu, X. Zhang, P.-H. Chen, K. Watanabe, M. Takamiya, and T. Sakurai, "0. 5-v input digital ldo with 98. 7% current efficiency and 2. 7-a quiescent current in 65nm cmos," in Custom Integrated Circuits Conference (CICC), 2010 IEEE. IEEE, 2010, pp. 1-4.
-
(2010)
Custom Integrated Circuits Conference (CICC), 2010 IEEE. IEEE
, pp. 1-4
-
-
Okuma, Y.1
Ishida, K.2
Ryu, Y.3
Zhang, X.4
Chen, P.-H.5
Watanabe, K.6
Takamiya, M.7
Sakurai, T.8
-
8
-
-
84862784784
-
Dual-loop system of distributed microregulators with high dc accuracy, load response time below 500 ps, and 85-mv dropout voltage
-
J. F. Bulzacchelli, Z. Toprak-Deniz, T. M. Rasmus, J. A. Iadanza, W. L. Bucossi, S. Kim, R. Blanco, C. E. Cox, M. Chhabra, C. D. LeBlanc et al., "Dual-loop system of distributed microregulators with high dc accuracy, load response time below 500 ps, and 85-mv dropout voltage," Solid-State Circuits, IEEE Journal of, vol. 47, no. 4, pp. 863-874, 2012.
-
(2012)
Solid-State Circuits, IEEE Journal of
, vol.47
, Issue.4
, pp. 863-874
-
-
Bulzacchelli, J.F.1
Toprak-Deniz, Z.2
Rasmus, T.M.3
Iadanza, J.A.4
Bucossi, W.L.5
Kim, S.6
Blanco, R.7
Cox, C.E.8
Chhabra, M.9
Leblanc, C.D.10
-
9
-
-
84866607783
-
A fullydigital phase-locked low dropout regulator in 32nm cmos
-
A. Raychowdhury, D. Somasekhar, J. Tschanz, and V. De, "A fullydigital phase-locked low dropout regulator in 32nm cmos," in VLSI Circuits (VLSIC), 2012 Symposium on. IEEE, 2012, pp. 148-149.
-
(2012)
VLSI Circuits (VLSIC), 2012 Symposium On. IEEE
, pp. 148-149
-
-
Raychowdhury, A.1
Somasekhar, D.2
Tschanz, J.3
De, V.4
-
10
-
-
84903830386
-
Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads
-
S. Gangopadhyay, Y. Lee, S. B. Nasir, and A. Raychowdhury, "Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads," in Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014. IEEE, 2014, pp. 1-6.
-
(2014)
Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014. IEEE
, pp. 1-6
-
-
Gangopadhyay, S.1
Lee, Y.2
Nasir, S.B.3
Raychowdhury, A.4
-
11
-
-
84940754331
-
A 130nm fullydigital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range
-
Feb, 2015. IEEE
-
S. B. Nasir, S. Gangopadhyay, and A. Raychowdhury, "A 130nm fullydigital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range," in IEEE International Solid State Circuits Conference (ISSCC), Feb, 2015. IEEE, 2015.
-
(2015)
IEEE International Solid State Circuits Conference (ISSCC)
-
-
Nasir, S.B.1
Gangopadhyay, S.2
Raychowdhury, A.3
-
12
-
-
84883782007
-
A 0. 6 v resistance-locked loop embedded digital low dropout regulator in 40nm cmos with 77% power supply rejection improvement
-
C.-C. Chiu, P.-H. Huang, M. Lin, K.-H. Chen, Y.-H. Lin, T.-Y. Tsai, C.-C. Huang, and C.-C. Lee, "A 0. 6 v resistance-locked loop embedded digital low dropout regulator in 40nm cmos with 77% power supply rejection improvement," in VLSI Circuits (VLSIC), 2013 Symposium on. IEEE, 2013, pp. C166-C167.
-
(2013)
VLSI Circuits (VLSIC), 2013 Symposium On. IEEE
, pp. C166-C167
-
-
Chiu, C.-C.1
Huang, P.-H.2
Lin, M.3
Chen, K.-H.4
Lin, Y.-H.5
Tsai, T.-Y.6
Huang, C.-C.7
Lee, C.-C.8
|