Heterogeneous methodology for energy efficient distribution of on-chip power supplies

IEEE Transactions on Power Electronics

Volumn 28, Issue 9, 2013, Pages 4267-4280

  Vaisband, Inna ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

Linear regulator; power conversion; power distribution; power regulation; power system management; switched mode power supply

Indexed keywords

LINEAR REGULATORS; POWER CONVERSION; POWER DISTRIBUTIONS; POWER REGULATION; POWER SYSTEM MANAGEMENT;

COMPUTATIONAL COMPLEXITY; ELECTRIC LOAD DISTRIBUTION; ELECTRIC POWER TRANSMISSION; ENERGY EFFICIENCY; ENERGY POLICY; SWITCHED MODE POWER SUPPLIES; SWITCHING CIRCUITS;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 84874593766     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2012.2230408     Document Type: Article

References (37)

1. E. Salman and E. G. Friedman, High Performance Integrated Circuit Design. New York: McGraw-Hill, 2012.
2. V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design. Hoboken, NJ: Wiley, 2006.
3. F. Waldron, J. Slowey, A. Alderman, B. Narveson, and S. C. O'Mathuna, "Technology roadmapping for power supply in package (PSiP) and power supply on chip (PwrSoC)," in Proc. IEEE Appl. Power Electron. Conf. Expos., Feb. 2010, pp. 525-532.
4. S. Kose, S. Pinzon, B. McDermott, S. Tam, and E. G. Friedman, "Active filter based hybrid on-chip DC-DC converters for point-of-load voltage regulation," IEEE Trans. Very Large Scale Integr. Syst., vol. PP, no. 99, pp. 1-12, Nov. 2012.
5. S. Kose and E. G. Friedman, "Distributed power network co-design with on-chip power supplies and decoupling capacitors," in Proc. ACM/IEEE Int. Workshop Syst. Level Interconnect Prediction, Jun. 2011, pp. 1-5.
6. S. Kose and E. G. Friedman, "Distributed on-chip power delivery," IEEE J. Emerging Select. Topics Circuits Syst., vol. 2, no. 4, pp. 704-713, Dec. 2012.
7. S. Kose and E. G. Friedman, "Simultaneous co-design of distributed onchip power supplies and decoupling capacitors," in Proc. IEEE Int. SoC Conf., Sep. 2010, pp. 15-18.
8. S. Kose, S. Pinzon, B. McDermott, S. Tam, and E. G. Friedman, "An area efficient on-chip hybrid voltage regulator," in Proc. IEEE Int. Symp. Qual. Electron. Design, Mar. 2012, pp. 398-403.
9. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor," IEEE Trans. Very Large Scale Integr. Circuits, vol. 11, no. 3, pp. 514-522, Jun. 2003.
10. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "High input voltage step-down DC-DC converters for integration in a low voltage CMOS process," in Proc. IEEE Int. Symp. Qual. Electron. Design, Mar. 2004, pp. 517-521.
11. M. Al-Shyoukh, H. Lee, and R. Perez, "A transient-enhanced lowquiescent current low-dropout regulator with buffer impedance attenuation," IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1732-1742, Aug. 2007.
12. T. Y. Man, K. N. Leung, C. Y. Leung, P. K. T. Mok, and M. Chan, "Development of single-transistor-control LDO based on flipped voltage follower for SoC," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 5, pp. 1392-1401, Jun. 2008.
13. P. Hazucha, T. Karnik,B. A.Bloechel, C. Parsons,D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.
14. J. Guo and K. N. Leung, "A 6-μWchip-area-efficient output-capacitorless LDO in 90-nm CMOS technology," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1896-1905, Sep. 2010.
15. M. Wens and M. S. J. Steyaert, "A fully integrated CMOS 800-mW fourphase semiconstant ON/OFF-time step-down converter," IEEE Trans. Power Electron., vol. 26, no. 2, pp. 326-333, Feb. 2011.
16. H. Nam, Y. Ahn, and J. Roh, "5-V buck converter using 3.3-V standard CMOS process with adaptive power transistor driver increasing efficiency andmaximum load capacity," IEEE Trans. Power Electron., vol. 27, no. 1, pp. 463-471, Jan. 2012.
17. L. Wang, Y. Pei, X. Yang, Y. Qin, and Z. Wang, "Improving light and intermediate load efficiencies of buck converters with planar nonlinear inductors and variable on time control," IEEE Trans. Power Electron., vol. 27, no. 1, pp. 342-353, Jan. 2012.
18. W. Yan, W. Li, and R. Liu, "A noise-shaped buck DC-DC converter with improved light-load efficiency and fast transient response," IEEE Trans. Power Electron., vol. 26, no. 12, pp. 3908-3924, Dec. 2011.
19. H. Jia, J. Lu, X. Wang, K. Padmanabhan, and Z. J. Shen, "Integration of a monolithic buck converter power IC and bondwire inductors with ferrite epoxy glob cores," IEEE Trans. Power Electron., vol. 26, no. 6, pp. 1627-1630, Jun. 2011.
20. Y.-H. Lee, S.-C. Huang, S.-W. Wang, W.-C. Wu, P.-C. Huang, H.-H. Ho, Y.-T. Lai, and K.-H. Chen, "Power-tracking embedded buck-boost converter with fast dynamic voltage scaling for the SoC system," IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1271-1282, Mar. 2012.
21. Y. Ahn, H. Nam, and J. Roh, "A 50-MHz fully integrated low-swing buck converter using packaging inductors," IEEE Trans. Power Electron., vol. 27, no. 10, pp. 4347-4356, Oct. 2012.
22. M. Bathily, B. Allard, and F. Hasbani, "A 200-MHz integrated buck converter with resonant gate drivers for an RF power amplifier," IEEE Trans. Power Electron., vol. 27, no. 2, pp. 610-613, Feb. 2012.
23. Y. Ramadass, A. Fayed, and A. Chandrakasan, "A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45 nmCMOS," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2557-2565, Dec. 2010.
24. H.-P. Le, S. R. Sanders, and E. Alon, "Design techniques for fully integrated switched-capacitor DC-DC converters," IEEE J. Solid-State Circuits, vol. 46, no. 9, pp. 2120-2131, Sep. 2011.
25. R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics. Norwell, MA: Kluwer, 2001.
26. C. O'Mathuna, N. Wang, S. Kulkarni, and S. Roy, "Review of integrated magnetics for power supply on chip (PwrSoC)," IEEE Trans. Power Electron., vol. 27, no. 1, pp. 4799-4816, Nov. 2012.
27. F. Wei and A. Fayed, "A feasibility study of high-frequency buck regulators in nanometer CMOS technologies," in Proc. IEEE Dallas Circuits Syst. Workshop, Oct. 2009, pp. 1-4.
28. D. Lu and C. P. Wong, Materials for Advanced Packaging. NewYork: Springer, 2008.
29. Johanson Technology. Integrated Passive Components. (2012). [Online]. Available: http://www.johansontechnology.com/images/stories/catalog/JTI-CAT- 2012.pdf
30. Vishay. Passive Components. (2009). [Online]. Available: http://www. vishay.com/power-ics/step-down-regulators
31. International Technology Roadmap for Semiconductors. (2011). [Online]. Available: www.itrs.net/Links/2011ITRS/2011Tables/PIDS-2011Tables. xlsx
32. S. Bhunia and S. Mukhopadhyay, Low-Power Variation-Tolerant Design in Nanometer Silicon. New York: Springer, 2011.
33. R. G. Dreslinski, M.Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: Reclaiming Moore's law through energy efficient integrated circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266, Feb. 2010.
34. K. Ishida, Y. Ryu, Xin Zhang, Po-Hung Chen, K.Watanabe, M. Takamiya, and T. Sakurai, "0.5-V input digital LDO with 98.7% current efficiency and 2.7-μA quiescent current in 65 nm CMOS," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2010, pp. 1-4.
35. K. Hirairi, Y. Okuma, H. Fuketa, T. Yasufuku, M. Takamiya, M. Nomura, H. Shinohara, and T. Sakurai, "13% power reduction in 16b integer unit in 40 nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2012, pp. 486-488.
36. R. Urgaonkar, U. C. Kozat, K. Igarashi, and M. J. Neely, "Dynamic resource allocation and power management in virtualized data centers," in Proc. IEEE Network Oper. Manage. Symp., Apr. 2010, pp. 479-486.
37. C. P. Robert and G. Casella, Monte Carlo Statistical Methods. New York: Springer, 1999.