A fully integrated on-chip dc-dc conversion and power management system

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 3, 2004, Pages 443-451

  Patounakis, George ^a   Li, Yee William ^a   Shepard, Kenneth L ^a  

^a Columbia University ^*  (United States)

Author keywords

DC to DC converter; Low power; Power management; Regulator

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; COMBINATORIAL CIRCUITS; COMPUTER AIDED NETWORK ANALYSIS; ELECTRIC POWER SUPPLIES TO APPARATUS; POWER CONTROL; POWER CONVERTERS; SWITCHING CIRCUITS; VOLTAGE DIVIDERS; VOLTAGE REGULATORS;

BUCK CONVERTERS; INTEGRATED ON CHIP CONVERSION; POWER MANAGEMENT SYSTEM; SWITCHED CAPACITOR VOLTAGE DIVIDERS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 1542500881     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.822773     Document Type: Article

References (15)

1. G. Qu et al., "Energy minimization of system pipelines using multiple voltages," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 1999, pp. 362-365.
2. G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwaradasas, and M. L. Scott, "Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling," in Proc. Int. Symp. High Performance Computer Architecture, 2002, pp. 29-42.
3. T. D. Burd and R. W. Broderson, "Design issues for dynamic voltage scaling," in Proc. Int. Symp. Low Power Electronics and Design, 2000, pp. 9-14.
4. K. Usami and M. Horowitz, "Clustered voltage scaling technique for low-powder design," in Proc. Workshop Low Power Design, Aug. 1995, pp. 3-8.
5. D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. M. Cohn, "Managing power and performance for system-on-chip designs using voltage islands," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2002, pp. 195-202.
6. A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan, "High-efficiency multiple-output dc-dc conversion for low-voltage systems," IEEE Trans. VLSI, vol. 8, pp. 252-263, June 2000.
7. A. J. Stratakos, S. R. Sanders, and R. W. Broderson, "A low-voltage CMOS dc-dc converter for a portable battery-operated system," in Proc. Power Electronics Specialists Conf., vol. 1, June 1994, pp. 619-626.
8. G.-Y. Wei and M. Horowitz, "A fully digital, energy-efficient adaptive power-supply regulator," IEEE J. Solid-State Circuits, vol. 35, pp. 520-528, Apr. 2000.
9. Y. W. Li, G. Patounakis, and K. L. Shepard, "High-throughput asynchronous datapath with software-controlled voltage scaling," in Symp. VLSI Circuits Dig. Tech. Papers, June 2003, pp. 49-52.
10. G. W. den Besten and B. Nauta, "Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology," IEEE J. Solid-State Circuits, vol. 33, pp. 956-962, July 1998.
11. S. Jou and T. Chen, "On-chip voltage down converter for low-power digital system," IEEE Trans. Circuits Syst. II, vol. 45, pp. 617-625, May 1998.
12. L. R. Carley and A. Aggarwal, "A completely on-chip voltage regulation technique for low power digital circuits," in Proc. Int. Symp. Low-Power Electronics and Design (ISLPED), 1999, pp. 109-111.
13. N. Dragone, A. Aggarwal, and L. R. Carley, "An adaptive on-chip voltage regulation technique for low-power applications," in Proc. Int. Symp. Low-Power Electronics and Design (ISLPED), 2000, pp. 20-24.
14. M.-J. E. Lee, W. J. Dally, and P. Chiang, "Low-power area-efficient high-speed I/O circuit techniques," IEEE J. Solid-State Circuits, vol. 35, pp. 1591-1599, Nov. 2000.
15. J. G. Ryan, K. J. Carroll, and B. D. Pless, "A four chip implantable defibrillator/pacemaker chipset," in Proc. Custom Integrated Circuits Conf., 1989, pp. 7.6/1-7/6/4.