High PSR low drop-out regulator with feed-forward ripple cancellation technique

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 3, 2010, Pages 565-577

  El Nozahi, Mohamed ^a   Amer, Ahmed ^a   Torres, Joselyn ^a   Entesari, Kamran ^a   Sanchez Sinencio, Edgar ^a  

^a Texas AandM University   (United States)

Author keywords

CMOS; DC DC converters; Feed forward ripple cancellation; Low drop out regulator; Power supply rejection

Indexed keywords

ANALYSIS AND DESIGN; BANDGAP REFERENCE; CMOS TECHNOLOGY; DROP-OUT; FEED-FORWARD; GAIN BANDWIDTH; HIGH-POWER; KELVIN CONNECTIONS; LOAD CURRENTS; LOAD REGULATIONS; LOW DROPOUT REGULATOR; POWER SUPPLY REJECTION; QUIESCENT CURRENTS; RIPPLE CANCELLATION; TRANSIENT PERFORMANCE; WIDE FREQUENCY RANGE;

CMOS INTEGRATED CIRCUITS;

DC-DC CONVERTERS;

EID: 77649123121     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2039685     Document Type: Article

References (13)

1. G. Patounakis, Y. W. Li, and K. Shepard, "A fully integrated on-chip DC-DC conversion and power management system," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 443-451, Mar. 2004.
2. G. A. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36-44, Jan. 1998.
3. K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1691-1701, Oct. 2003.
4. R. J. Milliken, J. Silva-Martinez, and E. Sánchez-Sinencio, "Full on-chip CMOS low-dropout voltage regulator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 9, pp. 1879-1890, Sep. 2007.
5. M. D. Mulligan, B. Broach, and T. H. Lee, "A 3 MHz low-voltage buck converter with improved light load efficiency," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 528-529.
6. "Application Note 883: Improved Power Supply Rejection for IC Linear Regulators," Maxim Integrated Products, Inc., Sunnyvale, CA, Oct. 2002 [Online]. Available: http://www.maximic.com/app-notes.cfm/appnote-number/883, accessed on Dec. 4, 2008
7. J. M. Ingino and V. R. von Kaenel, "A 4-GHz clock system for a high-performance system-on-a-chip design," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1693-1698, Nov. 2001.
8. K. Wong and D. Evans, "A 150 mA low noise, high PSRR low-dropout linear regulator in 0.13 μm technology for RF SoC applications," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2006, pp. 532-535.
9. V. Gupta and G. A. Rincón-Mora, "A 5 mA 0.6 μm CMOS Miller-compensated LDO regulator with -27 dB worst-case power-supply rejection using 60 pF of on-chip capacitance," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 520-521.
10. M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sánchez-Sinencio, "A 25 mA 0.13 μm CMOS LDO regulator with power-supply rejection better than -56 dB up to 10 MHz using a feedforward ripple-cancellation technique," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 330-331.
11. Y. Lam and W. Ki, "A 0.9 V 0.35 μm adaptively biased CMOS LDO regulator with fast transient response," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 442-443.
12. V. Ivanov and I. M. Filanovsky, Operational Amplifier Speed and Accuracy Improvement: Analog Circuit Design With Structural Methodology. Boston, MA: Kluwer Academic, 2004.
13. S. K. Hoon, J. Chen, and F. Maloberti, "An improved bandgap reference with high power supply rejection," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2002, pp. V-833-V-836.