PORPLE: An Extensible Optimizer for Portable Data Placement on GPU

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2015-January, Issue January, 2015, Pages 88-100

  Chen, Guoyang ^a   Wu, Bo ^b   Li, Dong ^c   Shen, Xipeng ^a  

^a North Carolina State University   (United States)

^b OAK RIDGE NATIONAL LABORATORY   (United States)

^c Department of Metallurgical and Materials Engineering   (United States)

Author keywords

cache; compiler; data placement; hardware specification language

Indexed keywords

CACHE MEMORY; GRAPHICS PROCESSING UNIT; MEMORY ARCHITECTURE; SPECIFICATION LANGUAGES; SPECIFICATIONS; TEXTURES;

CACHE; COMPILER; CONSTANT MEMORY; DATA ACCESS PATTERNS; DATA PLACEMENT; HARDWARE SPECIFICATIONS; PLACEMENT SCHEME; RUN-TIME PROFILING;

PROGRAM COMPILERS;

EID: 84937693610     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2014.20     Document Type: Conference Paper

References (30)

1. S. S. Baghsorkhi, M. Delahaye, S. J. Patel, W. D. Gropp, and W.-M. W. Hwu, "An adaptive performance modeling tool for gpu architectures," in Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, ser. PPoPP '10, 2010, pp. 105-114.
2. S. S. Baghsorkhi, M. Delahaye, S. J. Patel, W. D. Gropp, and W. Mei W. Hwu, "An adaptive performance modeling tool for GPU architectures," in ACM SIGPLAN symposium on Principles and practice of parallel programming, 2010.
3. M. M. Baskaran, U. Bondhugula, S. Krishnamoorthy, J. Ramanujam, A. Rountev, and P. Sadayappan, "A compiler framework for optimization of affine loop nests for GPGPUs," in ICS'08: Proceedings of the 22nd Annual International Conference on Supercomputing, 2008, pp. 225-234.
4. A. P. Batson and A. W. Madison, "Measurements of major locality phases in symbolic reference strings," in Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, Cambridge, MA, March 1976.
5. G. C. Cascaval, "Compile-time performance prediction of scientific programs," Ph.D. dissertation, University of Illinois at Urbana-Champaign, 2000.
6. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in IISWC, 2009.
7. S. Che, J. W. Sheaffer, and K. Skadron, "Dymaxion: Optimizing memory access patterns for heterogeneous systems," in Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, ser. SC '11, 2011, pp. 13:1-13:11.
8. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter, "The scalable heterogeneous computing (shoc) benchmark suite," in GPGPU, 2010.
9. T. A. Davis and Y. Hu, "The university of Florida sparse matrix collection," ACM Trans. Math. Softw., vol. 38, no. 1, pp. 1:1-1:25, Dec. 2011.
10. C. Ding and Y. Zhong, "Predicting whole-program locality with reuse distance analysis," in Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, San Diego, CA, June 2003, pp. 245-257.
11. S. Hong and H. Kim, "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness," in International Symposium on Computer Architecture, 2009.
12. B. Jang, D. Schaa, P. Mistry, and D. Kaeli, "Exploiting memory access patterns to improve memory performance in data-parallel architectures," IEEE Transactions on Parallel and Distributed Systems, vol. 22, no. 1, pp. 105-118, 2011.
13. D. Jevdjic, S. Volos, and B. Falsafi, "Die-stacked dram caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache." in ISCA, 2013, pp. 404-415.
14. W. Jia, K. A. Shaw, and M. Martonosi, "Characterizing and improving the use of demand-fetched caches in gpus," in Proceedings of the 26th ACM international conference on Supercomputing, ser. ICS '12, 2012.
15. S. Lee, T. Johnson, and R. Eigenmann, "Cetus-an extensible compiler infrastructure for source-to-source transformation," in In Proceedings of the 16th Annual Workshop on Languages and Compilers for Parallel Computing (LCPC), 2003, pp. 539-553.
16. W. Ma and G. Agrawal, "An integer programming framework for optimizing shared memory use on gpus," in PACT, 2010, pp. 553-554.
17. S. Manegold, P. Boncz, and M. L. Kersten, "Generic Database Cost Models for Hierarchical Memory Systems," in Proceedings of VLDB, 2002, pp. 191-202.
18. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," in Proceedings of the 36th Annual International Symposium on Computer Architecture, ser. ISCA '09, 2009, pp. 24-33.
19. L. E. Ramos, E. Gorbatov, and R. Bianchini, "Page placement in hybrid memory systems," in Proceedings of the International Conference on Supercomputing, ser. ICS '11, 2011, pp. 85-95.
20. J. Sim, A. Dasgupta, H. Kim, and R. W. Vuduc, "A performance analysis framework for identifying potential benefits in GPGPU applications," in ACM SIGPLAN symposium on Principles and practice of parallel programming, 2012.
21. A. J. Smith, "On the effectiveness of set associative page mapping and its applications in main memory management," in Proceedings of the 2nd International Conference on Software Engineering, 1976, pp. 286-292.
22. I.-J. Sung, J. A. Stratton, and W.-M. W. Hwu, "Data layout transformation exploiting memory-level parallelism in structured grid many-core applications," in Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, ser. PACT '10, 2010, pp. 513-522.
23. B. Wang, B. Wu, D. Li, X. Shen, W. Yu, Y. Jiao, and J. S. Vetter, "Exploring hybrid memory for gpu energy efficiency through softwarehardware co-design," in Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, ser. PACT '13. Piscataway, NJ, USA: IEEE Press, 2013, pp. 93-102.
24. H. Wong, M.-M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos, "Demystifying gpu microarchitecture through microbenchmarking." in ISPASS. IEEE Computer Society, 2010, pp. 235-246.
25. B. Wu, Z. Zhao, E. Z. Zhang, Y. Jiang, and X. Shen, "Complexity analysis and algorithm design for reorganizing data to minimize non-coalesced memory accesses on gpu," in Proceedings of the 18th ACM SIGPLAN symposium on Principles and practice of parallel programming, 2013.
26. Y. Yang, P. Xiang, J. Kong, and H. Zhou, "A gpgpu compiler for memory optimization and parallelism management," in Proceedings of the 2010 ACM SIGPLAN Conference on Programming Language Design and Implementation, ser. PLDI '10, 2010, pp. 86-97.
27. E. Zhang, Y. Jiang, Z. Guo, K. Tian, and X. Shen, "On-the-fly elimination of dynamic irregularities for gpu computing," in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 2011.
28. Y. Zhang and J. D. Owens, "A quantitative performance analysis model for gpu architectures," in Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, ser. HPCA '11, 2011, pp. 382-393.
29. Y. Zhang and F. Mueller, "Auto-generation and auto-tuning of 3d stencil codes on gpu clusters," in Proceedings of the Tenth International Symposium on Code Generation and Optimization, ser. CGO '12, 2012, pp. 155-164.
30. Y. Zhong, S. G. Dropsho, and C. Ding, "Miss rate prediction across all program inputs," in Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, New Orleans, Louisiana, September 2003.