An adaptive performance modeling tool for GPU architectures

ACM SIGPLAN Notices

Volumn 45, Issue 5, 2010, Pages 105-114

  Baghsorkhi, Sara S ^a   Delahaye, Matthieu ^a   Patel, Sanjay J ^a   Gropp, William D ^a   Hwu, Wen Mei W ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Analytical model; GPU; Parallel programming; Performance estimation

Indexed keywords

ABSTRACT INTERPRETATIONS; ANALYTICAL MODEL; ANALYTICAL PERFORMANCE MODEL; AUTOTUNING; COMPUTE UNIFIED DEVICE ARCHITECTURES; CONTROL FLOWS; DATA PARALLEL; EXECUTION TIME; GPU; GPU ARCHITECTURES; MEMORY ACCESS; MICRO ARCHITECTURES; PERFORMANCE BOTTLENECKS; PERFORMANCE ESTIMATION; PERFORMANCE MODEL; PERFORMANCE MODELING; SCRATCH PAD MEMORY; SYSTEM COMPLEXITY; WORK-FLOWS;

ABSTRACTING; ARCHITECTURE; COMPUTER SIMULATION; MATHEMATICAL MODELS; MODELS; PROGRAM INTERPRETERS;

PARALLEL PROGRAMMING;

EID: 77957561221     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: 10.1145/1837853.1693470     Document Type: Conference Paper

References (21)

1. ATI Stream Computing. http://developer.amd.com/gpu-assets/Stream- Computing-Overview.pdf.
2. M. Baskaran and R. Bordawekar. Optimizing Sparse Matrix-Vector multiplication on GPUs. IBM Research Report, December 2008.
3. M. Clement and M. Quinn. Analytical Performance Prediction on Multicomputers. In ACM/IEEE Conference on Supercomputing, November 1993.
4. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Efficiently Computing Static Single Assignment Form and the Control Dependence Graph. ACM Trans. Program. Lang. Syst., pages 451-490, 1991.
5. T. Davis. University of Florida Sparse Matrix Collection. http://www.cise.u.edu/research/sparse/matrices/.
6. K. Fatahalian, J. Sugerman, and P. Hanrahan. Understanding the Efficiency of GPU Algorithms for Matrix-matrix Multiplication. In Conference on Graphics Hardware, August 2004.
7. J. Ferrante, K. J. Ottenstein, and J. D. Warren. The Program Dependence Graph and its Use in Optimization. ACM Trans. Program. Lang. Syst., pages 319-349, 1987.
8. N. K. Govindaraju, S. Larsen, J. Gray, and D. Manocha. A Memory Model for Scientific Algorithms on Graphics Processors. In ACM/IEEE Conference on Supercomputing, November 2006.
9. N. K. Govindaraju, B. Lloyd, Y. Dotsenko, B. Smith, and J. Manferdelli. High performance discrete Fourier transforms on graphics processors. In ACM/IEEE Conference on Supercomputing, November 2008.
10. S. Hong and H. Kim. Anmodel for a GPU Architecture withMemorylevel and Thread-level Parallelism Awareness. In International Symposium on Computer Architecture, June 2009.
11. C. Jiang and M. Snir. Automatic Tuning Matrix Multiplication Performance on Graphics Hardware. In International Conference on Parallel Architectures and Compilation Techniques, September 2005.
12. W. Liu, W. Muller-Wittig, and B. Schmidt. Performance Predictions for General-Purpose Computation on GPUs. In International Conference on Parallel Processing, September 2007.
13. M. Kongstad . An Implementation of Global Value Numbering in the GNU Compiler Collection with Performance Measurements, October 2004.
14. G. Marin and J. Mellor-Crummey. Cross-architecture Performance Predictions for Scientific Applications Using Parameterized Models. In International conference on Measurement and modeling of computer systems, June 2004.
15. A. Munshi. The OpenCL Specification. http://www.khronos.org/registry/cl/ specs/opencl-1.0.29.pdf.
16. J. Nickolls, I. Buck, M. Garland, and K. Skadron. Scalable Parallel Programming with CUDA. Queue, 6(2):40-53, 2008.
17. NVIDIA Corporation. NVIDIA CUDA Programming Guide: Version 1.0, June 2007.
18. Z. Pan and R. Eigenmann. Fast and Effective Orchestration of Compiler Optimizations for Automatic Performance Tuning. In International Symposium on Code Generation and Optimization, March 2006.
19. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S. Ueng, J. A. Stratton, and W.W. Hwu. Program Optimization Space Pruning for a Multithreaded GPU. In International Symposium on Code Generation and Optimization, April 2008.
20. D. Schaa and D. Kaeli. Exploring the Multi GPU Design Space. In International Symposium on Parallel and Distributed Processing, October 2009.
21. D. B. Whalley. Tuning High Performance Kernels through Empirical Compilation. In International Conference on Parallel Processing, June 2005.