Architecture exploration for ambient energy harvesting nonvolatile processors

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 526-537

  Ma, Kaisheng ^a   Zheng, Yang ^a   Li, Shuangchen ^a   Swaminathan, Karthik ^a   Li, Xueqing ^a   Liu, Yongpan ^b   Sampson, Jack ^a   Xie, Yuan ^c   Narayanan, Vijaykrishnan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b TSINGHUA UNIVERSITY   (China)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRYSTALLOGRAPHY; ENERGY HARVESTING; SOLAR ENERGY;

AMBIENT ENVIRONMENT; ARCHITECTURE EXPLORATION; COMPUTATION TASKS; DIFFERENT ARCHITECTURES; RADIO FREQUENCY RADIATION; SIMULATION PLATFORM; SPECIALIZED SYSTEMS; ULTRALOW POWER APPLICATION;

COMPUTER ARCHITECTURE;

EID: 84934295282     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056060     Document Type: Conference Paper

References (50)

1. A. P. Chandrakasan, D. C. Daly, J. Kwong, and Y. K. Ramadass. Next generation micro-power systems. In IEEE Symp. on VLSI Circuits, 2008.
2. A. Parks, A. Sample, Z. Yi, and J. Smith. A wireless sensing platform utilizing ambient RF energy. In IEEE Radio and Wireless Symposium (RWS), 2013.
3. K. Gudan, S. Chemishkian, J. J. Hull, M. S. Reynolds, and S. Thomas. Feasibility of wireless sensors using ambient 2. 4GHz RF energy. In 2012 IEEE Sensors, pages 1-4, 2012.
4. H. Tsukayama. Googles smart contact lens: What it does and how it works. The Washington Post, 2014.
5. S. Gollakota, M. Reynolds, J. Smith, and D. Wetherall. The Emergence of RF-Powered Computing. IEEE Computer, 2014.
6. R. Merritt. ISSCC: Intel focuses on low power, digital RF, 2012.
7. H. Visser, A. Reniers, and J. Theeuwes. Ambient RF energy scavenging: GSM and WLAN power density measurements. In European Microwave Conference (EuMC), 2008.
8. J. Hursey, T. Mattox, and A. Lumsdaine. Interconnect agnostic checkpoint/ restart in openMPI, 2009.
9. S. Kannan, A. Gavrilovska, K. Schwan, and D. Milojicic. Optimizing checkpoints using NVM as virtual memory. In IPDPS, 2013.
10. D. Sorin, M. Martin, M. Hill, and D. Wood. SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/ recovery. In ISCA, 2002.
11. X. Dong, N. Muralimanohar, N. Jouppi, R. Kaufmann, and Y. Xie. Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems. In High Performance Computing Networking, Storage and Analysis, 2009.
12. Wang. Y et al. A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In ESSCIRC, pages 149-152, 2012.
13. S. Bartling et al. An 8MHz 75uA/MHz zero-leakage non-volatile logicbased Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with 400ns wakeup and sleep transitions. In ISSCC, 2013.
14. X. Guo, E. Ipek, and T. Soyata. Resistive computation: Avoiding the power wall with low-leakage, STT-MRAM based computing. ISCA, 2010.
15. Wang. Y et al. A compression-based area-efficient recovery architecture for nonvolatile processors. In Design, Automation and Test in Europe Conference (DATE), 2012.
16. C. Boyer and S. Roy. Backscatter communication and RFID: Coding, energy, and MIMO analysis. Communications, IEEE Transactions on, 2014.
17. C. Boyer and S. Roy. Coded QAM Backscatter Modulation for RFID. IEEE Transactions on Communications, 2012.
18. P Mercier et al. A 78 pW 1 b/s 2. 4 GHz radio transmitter for nearzero-power sensing applications. In ESSCIRC, 2013.
19. R. Larsen. EFM32 white paper, 2014.
20. X. Li et al. RF-powered systems using steep-slope devices. New Circuits and Systems Conference (NEWCAS), 2014.
21. R. Grezaud and J. Willemin. A self-starting fully integrated autoadaptive converter for battery-less thermal energy harvesting. In NEWCAS, pages 1-4. IEEE, 2013.
22. V. Leonov, T. Torfs, P. Fiorini, and C. Van Hoof. Thermoelectric converters of human warmth for self-powered wireless sensor nodes. Sensors Journal, 7(5):650-657, 2007.
23. V. Leonov, T. Torfs, R. Vullers, J. Su, and C. Van Hoof. Renewable energy microsystems integrated in maintenance-free wearable and textilebased devices: the capabilities and challenges. In ICIT, 2010.
24. Measurement and Instrumentation Data Center (MIDC). http://www. nrel. gov/midc/.
25. P. Harpe, E. Cantatore, and A. van Roermund. A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10. 1b ENOB at 2. 2 fJ/Conversion-Step. IEEE JSSC, 2013.
26. Z. Xiaodan, X. Xiaoyuan, Y. Libin, and L. Yong. A 1-v 450-nw fully integrated programmable biomedical sensor interface chip. IEEE JSSC, 44(4):1067-1077, 2009.
27. M. Natsui et al. Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating. In ISSCC, 2013.
28. N Choudhary et al. Fabscalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. In ISCA, pages 11-22, 2011.
29. X. Dong, C. Xu, Y. Xie, and N. Jouppi. NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(7):994-1007, 2012.
30. M. Guthaus et al. Mibench: A free, commercially representative embedded benchmark suite. In Workload Characterization, IEEE International Workshop on, pages 3-14, Dec 2001.
31. K. Ma et al. Key characterization factors of accurate power modeling for FinFET circuits. Science China Information Sciences, 2014.
32. K. Ma et al. Independently-controlled-gate finfet 6t SRAM cell design for leakage current reduction and enhanced read access speed. pages 296-301, July 2014.
33. X. Cui et al. Research on power model of multi-mode finfet standard cell. pages 1-3, Oct 2012.
34. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger. Dark silicon and the end of multicore scaling. Micro, 32(3):122-134, May 2012.
35. Cui. X. et al. A dynamic-adjusting threshold-voltage scheme for finfets low power designs. In ISCAS, 2013.
36. M. Zwerg et al. An 8uA/MHz microcontroller with embedded FeRAM for energy-harvesting applications. In ISSCC, 2011.
37. S. Khanna et al. An FRAM-Based nonvolatile logic MCU SoC Exhibiting 100% digital state retention at VDD=0V achieving zero leakage With 400-ns wakeup time for ULP applications. JSSC, 2014.
38. A. Baumann et al. A mcu platform with embedded fram achieving 350na current consumption in real-time clock mode with full state retention and 6. 5us system wakeup time. In 2013 Symposium on VLSI Circuits (VLSIC), pages C202-C203, 2013.
39. D. Chabi et al. Ultra low power magnetic flip-flop based on checkpointing/ power gating and self-enable mechanisms. IEEE Transactions on Circuits and Systems, PP(99), 2014.
40. J-M Choi, C-M Jung, and K-S Min. PCRAM Flip-Flop Circuits with Sequential Sleep-in Control Scheme and Selective Write Latch. Journal of Semiconductor Technology and Science, 2013.
41. H. Kimura et al. Highly reliable non-volatile logic circuit technology and its application. In ISMVL, pages 212-218, May 2013.
42. W. Jue, L. Yongpan, Y. Huazhong, and W. Hui. A compare-and-write ferroelectric nonvolatile flip-flop for energy-harvesting applications. In International Conference on Green Circuits and Systems, 2010.
43. S. Onkaraiah et al. Bipolar ReRAM Based non-volatile flip-flops for low-power architectures. In New Circuits and Systems Conference (NEWCAS), 2012.
44. Y. Wang et al. PaCC: A parallel compare and compress codec for area reduction in nonvolatile processors. VLSI Systems, IEEE Transactions on, 2014.
45. B. Ransford and B. Lucia. Nonvolatile memory is a broken time machine. In MSPC, 2014.
46. H. Jayakumar, A Raha, and V. Raghunathan. QUICKRECALL: A Low Overhead HW/SW Approach for Enabling Computations across Power Cycles in Transiently Powered Computers. In VLSI Design and Embedded Systems, 2014.
47. C. Li, W. Zhang, C-B Cho, and T. Li. SolarCore: solar energy driven multi-core architecture power management. In HPCA, 2011.
48. X. Dong, Y. Xie, N. Muralimanohar, and N. Jouppi. Hybrid checkpointing using emerging nonvolatile memories for future exascale systems. ACM Trans. Archit. Code Optim., 8(2), June 2011.
49. K. Swaminathan, R. Mukundrajan, N. Soundararajan, andV. Narayanan. Towards resilient micro-architectures: Datapath reliability enhancement using STT-MRAM. In VLSI, 2011.
50. B. Ransford, J. Sorber, and K. Fu. Mementos: System support for long-running computation on rfid-scale devices. In ASLPOS, 2011.