An 8MHz 75μA/MHz zero-leakage non-volatile logic-based cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 56, Issue , 2013, Pages 432-433

  Bartling, Steven C ^a   Khanna, Sudhanshu ^a   Clinton, Michael P ^a   Summerfelt, Scott R ^a   Rodriguez, John A ^a   McAdams, Hugh P ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BATTERY CAPACITY; CONSTANT POWER; HAND HELD DEVICE; NON-VOLATILE LOGIC; POWER INTERRUPT; POWER SOURCES; STANDBY POWER; STATE-RETENTION;

FLIP FLOP CIRCUITS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 84876555321     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2013.6487802     Document Type: Conference Paper

References (7)

1. T.Moise, et al., "Electrical Properties of Submicron (> 0.13 um2) Ir/PZT/Ir Capacitors Formed on W Plugs," IEDM Dig. Tech. Papers, pp. 940-942, 1999
2. S. Masui, et al., "Design and Applications of Ferroelectric Nonvolatile SRAM and Flip-FF with Unlimited Read, Program Cycles and Stable Recall," IEEE Custom Integrated Circuits Conf., pp. 403-406, 2003
3. W. Yu, et al., "A Non-Volatile Microcontroller with Integrated Floating-Gate Transistors," IEEE Dependable Systems and Networks Workshops, pp. 75-80, 2011
4. Y. Wang, et al., "A Compression-based Area-efficient Recovery Architecture for Nonvolatile Processors," IEEE Design Automation and Test in Europe Conf., pp. 1519-1524, 2012
5. Y. Wang, et al., "A 3us Wake-up Time Nonvolatile Processor Based on Ferroelectric Flip-Flops," European Solid-State Circuits Conf., pp. 149-152, 2012
6. K.R. Udayakumar, et al., "Manufacturable High-Density 8 Mbit One Transistor-One Capacitor Embedded Ferroelectric Random Access Memory," Japanese J. Appl. Phys., vol. 47, no. 4, pp. 2710, 2008
7. T.Moise, et al., "Demonstration of a 4Mb, High-Density Ferroelectric Memory Embedded within a 130nm Cu/FSG Logic Process," IEDM Dig. Tech Papers, pp. 535-538, 2002