Exploiting program hotspots and code sequentiality for instruction cache leakage management

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 402-407

  Hu, J S ^a   Nadgir, A ^a   Vijaykrishnan, N ^a   Irwin, M J ^a   Kandemir, M ^a  

^a The Pennsylvania State University   (United States)

Author keywords

Computer science; Energy consumption; Energy management; Engineering management; Leakage current; Permission; Power engineering and energy; Threshold voltage; Turning; Voltage control

Indexed keywords

CACHE MEMORY; COMPUTER SCIENCE; ENERGY CONSERVATION; ENERGY MANAGEMENT; ENERGY UTILIZATION; LOW POWER ELECTRONICS; POWER ELECTRONICS; THRESHOLD VOLTAGE; TURNING; VOLTAGE CONTROL;

ENGINEERING MANAGEMENT; EXPERIMENTAL EVALUATION; HOTSPOT DETECTIONS; INSTRUCTION CACHES; LEAKAGE ENERGIES; LEAKAGE REDUCTION; PERMISSION; POWER ENGINEERING AND ENERGIES;

LEAKAGE CURRENTS;

EID: 1542269318     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231936     Document Type: Conference Paper

References (14)

1. N. Azizi, A. Moshovos, and F. N. Najm. Low-leakage asymmetric-cell sram. In Proc. the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, 2002.
2. D. Burger, A. Kagi, and M. S. Hrishikesh. Memory hierarchy extensions to simplescalar 3.0. Technical Report TR99-25, Department of Computer Sciences, The University of Texas at Austin, April 2000.
3. J. A. Butts and G. Sohi. A static power model for architects. In Proc. the 33th Annual International Symposium on Microarchitecture, December 2000.
4. S. Carr, C. Ding, and P. Sweany. Improving software pipelining with unroll-and-jam. In Proc. the 29th Annual Hawaii International Conference on System Sciences, pages 183-192, Maui, HI, January 1996.
5. P. P. Chang et al. Three superblock scheduling models for superscalar and superpipelined processors. Technical Report CRHC-91-29, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL, 1991.
6. K. Flautner et al. Drowsy caches: Simple techniques for reducing leakage power. In Proc. the 29th International Symposium on Computer Architecture, Anchorage, AK, May 2002.
7. S. Heo et al. Dynamic fine-grain leakage reduction using leakage-biased bitlines. In Proc. the 29th International Symposium on Computer Architecture, Anchorage, AK, May 2002.
8. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. In Proc. the 28th International Symposium on Computer Architecture, Sweden, 2001.
9. N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In Proc. the 35th Annual International Symposium on Microarchitecture, November 2002.
10. S. A. Mahlke et al. Effective compiler support for predicate execution using the hyperblock. In Proc. the 25th Annual International Symposium on Microarchitecture, 1992.
11. M. C. Merten et al. An architectural framework for runtime optimization. IEEE Transactions on Computers, 50(6):567-589, June 2001.
12. M. D. Powell et al. Reducing leakage in a high-performance deep-submicron instruction cache. IEEE Transactions on VLSI, 9(1), February 2001.
13. W. Zhang et al. Compiler-directed instruction cache leakage optimization. In Proc. the 35th Annual International Symposium on Microarchitecture, November 2002.
14. H. Zhou et al. Adaptive mode control: a static power-efficient cache design. In Proc. the 2001 International Conference on Parallel Architectures and Compilation Techniques, September 2001.