Neural acceleration for generalpurpose approximate programs

Communications of the ACM

Volumn 58, Issue 1, 2015, Pages 105-115

  Esmaeilzadeh, Hadi ^a   Sampson, Adrian ^c   Ceze, Luis ^c   Burger, Doug ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b MICROSOFT RESEARCH   (United States)

^c UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; ACCELERATION; ARTIFICIAL INTELLIGENCE; CODES (SYMBOLS); COMMERCE; ENERGY CONSERVATION; GENERAL PURPOSE COMPUTERS; LEARNING SYSTEMS; NETWORK CODING; PIPELINE CODES; PIPELINE PROCESSING SYSTEMS;

ALGORITHMIC TRANSFORMATION; AVERAGE QUALITY LOSS; CONVENTIONAL APPROACH; CONVENTIONAL TECHNIQUES; EFFICIENT COMPUTATION; ENERGY EFFICIENT COMPUTING; GENERAL PURPOSE PROCESSORS; GENERAL-PURPOSE COMPUTING;

ENERGY EFFICIENCY;

EID: 84920134559     PISSN: 00010782     EISSN: 15577317     Source Type: Journal    
DOI: 10.1145/2589750     Document Type: Article

References (30)

1. Baek, W. and Chilimbi, T.M. Green: A framework for supporting energy-conscious programming using con trolled approximation. In PLDI (2010).
2. Chakrapani, L.N., Akgul, B.E.S., Cheemalavagu, S., Korkmaz, P., Palem, K.V., and Seshasayee, B. Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology. In DATE (2006).
3. Chen, T., Chen, Y, Duranton, M., Guo, Q., Hashmi, A., Lipasti, M., Nere, A., Qiu, S., Sebag, M., Temam, O., and Bench, N.N. On the broad potential application scope of hardware neural network accelerators. In IISWC (2012).
4. de Kruijf, M., Nomura, S., and Sankaralingam, K. Relax: An architectural framework for software recovery of hardware faults. In ISCA (2010).
5. Dennard, R.H., Gaensslen, F.H., Rideout, V.L., Bassous, E., and LeBlanc, A.R. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circ. 9 (Oct. 1974), 256-268.
6. Esmaeilzadeh, H., Saeedi, P., Araabi, B.N., Lucas, C, and Fakhraie, S.M. Neural network stream processing core (NnSP) for embedded systems. In ISCAS (2006).
7. Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., and Burger, D. Power challenges may end the multicore era. Commun. ACM 56, 2 (Feb. 2013), 93-102.
8. Esmaeilzadeh, H. et al. Architecture support for disciplined approximate programming. In ASPLOS (2012).
9. Esmaeilzadeh, H, Sampson, A., Ceze, L and Burger, D. Neural acceleration for general-purpose approximate programs. In MICRO (2012).
10. Galal, S. and Horowitz, M. Energy-efficient foating-point unit design. IEEE Trans. Comput. 60, 7 (2011) 913-922.
11. Govindaraju, V., Ho, C.H., and Sankaralingam, K. Dynamically specialized datapaths for energy efficient computing. In HPCA (2011).
12. Gupta, S., Feng, S., Ansari, A., Mahlke, S. and August, D. Bundled execution of recurring traces for energy-efficient general purpose processing In MICRO (2011).
13. Guzhva, A., Dolenko, S., and Persiantsev, I. Multifold acceleration of neural network computations using GPU. In ICANN (2009).
14. Hameed, R., Qadeer, W., Wachs, M., Azizi, O., Solomatnikov, A., Lee, B.C., Richardson, S., Kozyrakis, C, and Horowitz, M. Understanding sources of inefficiency in general-purpose chips. In ISCA (2010).
15. Hardavellas, N., Ferdman, M., Falsafi, B., and Ailamaki, A. Toward dark silicon in servers. IEEE Micro 31, 4 (July-Aug. 2011), 6-15.
16. Hashmi, A., Berry, H., Temam, O., and Lipasti, M. Automatic abstraction and fault tolerance in cortical microarchitectures. In ISCA (2011).
17. Joubert, A., Belhadj, B., Temam, O., and Héliot, R. Hardware spiking neurons design: Analog or digital? In IJCNN (2012).
18. Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., and Jouppi, N.P. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO (2009).
19. Liu, S., Pattabiraman, K., Moscibroda, T., and Zorn, B.G. Flikker: Saving refresh-power in mobile devices through critical data partitioning. In ASPLOS (2011).
20. Muralimanohar, N., Balasubramonian, R., and Jouppi, N. Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In MICRO (2007).
21. Narayanan, S., Sartori, J., Kumar, R., and Jones, D.L. Scalable stochastic processors. In DATE (2010).
22. Patel, A., Afram, F., Chen, S., and Ghose, K. MARSx86: A full system simulator for x86 CPUs. In DAC (2011).
23. Putnam, A., Bennett, D., Dellinger, E., Mason, J., Sundararajan, P., and Eggers, S. CHiMPS: A high-level compilation flow for hybrid CPU-FPGA architectures. In FPGA (2008).
24. Razdan, R. and Smith, M.D. A highperformance microarchitecture with hardware-programmable functional units. In MICRO (1994).
25. Rumelhart, D.E., Hinton, G.E., and Williams, R.J. Learning internal representations by error propagation. In Parallel Distributed Processing: Explorations in the Microstructure of Cognition. D.E. Rumelhart, J.L. McClelland, and PDP Research Group, eds. Volume 1. MIT Press, 1986, 318-362.
26. Sampson, A., Dietl, W., Fortuna, E., Gnanapragasam, D., Ceze, L., and Grossman, D. EnerJ: Approximate data types for safe and general low-power computation. In PLDI (2011).
27. Sidiroglou-Douskos, S., Misailovic, S., Hoffmann, H., and Rinard, M. Managing performance vs. accuracy trade-offs with loop perforation. In FSE (2011).
28. Temam, O. A defect-tolerant accelerator for emerging high-performance applications. In ISCA (2012).
29. Venkatesh, G., Sampson, J., Goulding, N., Garcia, S., Bryksin, V., Lugo-Martinez, J., Swanson, S., and Taylor, M.B. Conservation cores: Reducing the energy of mature computations. In ASPLOS (2010).
30. Zhu, J. and Sutton, P. FPGA implementations of neural networks: A survey of a decade of progress. In FPL (2003).