Neural network Stream Processing core (NnSP) for embedded systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2773-2776

  Esmaeilzadeh, Hadi ^a   Saeedi, Pooya ^a   Araabi, Babak Nadjar ^a   Lucas, Caro ^a   Fakhraie, Sied Mehdi ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; NEURAL NETWORKS; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS;

HARDWARE CORE BUILDER; NNSP; STREAMING MECHANISM;

PROGRAM PROCESSORS;

EID: 34547253173     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. W. Elmenreich, "Intelligent methods for embedded systems," in Proc. of the First Workshop on Intelligent Solutions for Embedded Systems, Vienna, Austria, June 2003, pp. 3-11.
2. B. Mathew, A. Davis, and M. Parker, "A low power architecture for embedded perception," in Proc. of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '04). Washington DC, USA: ACM Press, 2004, pp. 46-56.
3. T. Zhang, L. Benini, and G. D. Micheli, "Component selection and matching for ip-based design," in Proc. of Design. Automation and Test in Europe (DATE'01), Mar. 13-16, 2001, pp. 40-46.
4. S. M. Fakhraie and K. C. Smith, VLSI-Compatible Implementations for Artificial Neural Networks. Norwell, Massachusetts: Kluwer Academic Publishers, 1997.
5. J. Zhu and P. Sutton, "FPGA implementations of neural networks - a survey of a decade of progress," in Proc. of the Field Programmable Logic Conference (FPL'2003), 2003, pp. 1062-1066.
6. L. M. Reyneri, "Implementation issues of neuro-fuzzy hardware: Going toward hw/sw codesign," IEEE Transactions on Neural Networks, vol. 14, no. 1, pp. 176-194, Jan. 2003.
7. D. Roggen, S. Hofmann, Y. Thoma, and D. Floreano, "Hardware spiking neural network with run-time reconfigurable conectivity in an autonomous robot," in Proc. of the 2003 NASA/DoD Conference on Evolvable Hardware, Los Alamitos, California, 2003, pp. 189-198.
8. U. Kapasi, S. Rixner, W. Dally, B. Khailany, J. Ahn, P. Mattson, and J. Owens, "Programmable stream processors," IEEE Computer, vol. 36, no. 8, Aug. 2003.
9. G. Mayraz and G. E. Hinton, "Recognizing handwritten digits using hierarchical products of experts," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 24, no. 2, pp. 189-197, Feb. 2002.
10. B. Boser, E. Sackinger, J. Bromley, Y. leCun, and L. Jackel, "Hardware requiremnets for neural network pattern classifier, a case study and implementation," IEEE Micro, vol. 12, no. 1, pp. 32-40, Feb. 1992.
11. K. W. Przytula and V. K. Prasnna, Eds., Parallel Digital Implementations of Neural Networks. Englewood Cliffs, New Jersey: Prentice-Hall, 1993.
12. P. Foldesy, "Trends in design of massively parallel coprocessors implemented in digital ASICs," in Proc. of the International Joint Conference on Neural Networks (UCNN'04), vol. 4, July 25-29, 2004, pp. 3131-3135.