Memristive devices for stochastic computing

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2014, Pages 2592-2595

  Gaba, Siddharth ^a   Knag, Phil ^a   Zhang, Zhengya ^a   Lu, Wei ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

bit stream; filament; memristor; stochastic

Indexed keywords

FILAMENTS (LAMP); STOCHASTIC SYSTEMS; SWITCHING SYSTEMS;

BIT STREAM; ERROR TOLERANT; MEMRISTOR; RESISTIVE SWITCHING; SINGLE FILAMENTS; STOCHASTIC; STOCHASTIC CHARACTERISTIC; STOCHASTIC COMPUTING;

MEMRISTORS;

EID: 84907418123     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2014.6865703     Document Type: Conference Paper

References (19)

1. B. Govoreanu, G. S. Kar, Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, M. Jurczak, B.-Leuven, and K. U. Leuven, "10x10nm 2 Hf / HfO x Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation," Electron Devices Meeting (IEDM), IEEE International, pp.31-6, 2011.
2. M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y.-B. Kim, C.-J. Kim, D. H. Seo, S. Seo, U.-I. Chung, I.-K. Yoo, and K. Kim, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures.," Nat. Materials, vol. 10, no. 8, pp. 625-630, 2011.
3. A. Chin, C. H. Cheng, Y. C. Chiu, Z. W. Zheng, and Ming Liu, "Ultra-Low Switching Power RRAM Using Hopping Conduction Mechanism Albert Chin," E. C. S. Transactions, vol. 50, no. 4, pp. 3-8, 2012.
4. J. P. Strachan, A. C. Torrezan, G. Medeiros-Ribeiro, and R. S. Williams, "Measuring the switching dynamics and energy efficiency of tantalum oxide memristors.," Nanotechnology, vol. 22, no. 50, p. 505402, 2011.
5. J. Park, K. P. Biju, S. Jung, W. Lee, J. Lee, S. Kim, S. Park, J. Shin, and H. Hwang, "Multibit Operation of TiO x-Based ReRAM by Schottky Barrier Height Engineering," Electron Device Letters, IEEE, vol. 32, no. 4, pp. 476-478, 2011.
6. I. G. Baek, D. C. Kim, M. J. Lee, H. Kim, E. K. Yim, M. S. Lee, J. E. Lee, S. E. Ahn, S. Seo, J. H. Lee, J. C. Park, Y. K. Cha, S. O. Park, H. S. Kim, I. K. Yoo, U. Chung, J. T. Moon, and B. I. Ryu, "Multi-layer Cross-point Binary Oxide Resistive Memory (OxRRAM) for Post-NAND Storage Application," Electron Devices Meeting (IEDM), IEEE International, IEDM Technical Digest, pp. 750-753, 2005.
7. I. G. Baek, C. J. Park, H. Ju, D. J. Seong, H. S. Ahn, J. H. Kim, M. K. Yang, S. H. Song, E. M. Kim, S. O. Park, C. H. Park, C. W. Song, G. T. Jeong, S. Choi, H. K. Kang, and C. Chung, "Realization of vertical resistive memory (VRRAM) using cost effective 3D process".,Electron Devices Meeting (IEDM), IEEE International, pp.31-8, 2011.
8. S. Yu, S. Member, X. Guan, and H. P. Wong, "On the Switching Parameter Variation of Metal Oxide RRAM-Part II-: Model Corroboration and Device Design Strategy," IEEE Transactions on Electron Devices, vol. 59, no. 4, pp. 1183-1188, 2012.
9. A. Chen and M.-R. Lin, "Variability of resistive switching memories and its impact on crossbar array performance," Int. Reliab. Phys. Symp., p. MY.7.1-MY.7.4, 2011.
10. S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu, "Stochastic memristive devices for computing and neuromorphic applications.," Nanoscale, vol. 5, no. 13, pp. 5872-5878, 2013.
11. J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing.," Nat. Nanotechnol., vol. 8, no. 1, pp. 13-24, 2013.
12. S. H. Jo, K.-H. Kim, and W. Lu, "Programmable resistance switching in nanoscale two-terminal devices.," Nano Lett., vol. 9, no. 1, pp. 496-500, 2009.
13. Y. Dong, G. Yu, M. C. McAlpine, W. Lu, and C. M. Lieber, "Si/a-Si core/shell nanowires as nonvolatile crossbar switches.," Nano Lett., vol. 8, no. 2, pp. 386-391, 2008.
14. D. B. Strukov and R. S. Williams, "Exponential ionic drift: fast switching and low volatility of thin-film memristors," Appl. Phys. A, vol. 94, no. 3, pp. 515-519, 2008.
15. H. Schroeder, V. V. Zhirnov, R. K. Cavin, and R. Waser, "Voltage-time dilemma of pure electronic mechanisms in resistive switching memory cells," J. Appl. Phys., vol. 107, no. 5, p. 054517, 2010.
16. B. R. Gaines, "Stochastic computing," Spring Joint Computer Conf., pp. 149-156, 1967.
17. X. Li, W. Qian, M. D. Riedel, K. Bazargan, and D. J. Lilja, "A reconfigurable stochastic architecture for highly reliable computing," Proc. 19th ACM Gt. Lakes Symp. VLSI-GLSVLSI, p. 315, 2009.
18. W. Qian, S. Member, and X. Li, "An Architecture for Fault-Tolerant Computation with Stochastic Logic," vol. 60, no. 1, pp. 93-105, 2011.
19. B. D. Brown and H. C. Card, "Stochastic neural computation. I. Computational elements," IEEE Trans. Comput., vol. 50, no. 9, pp. 891-905, 2001