Clocking in multi-GHz environment

2002 23rd International Conference on Microelectronics, MIEL 2002 - Proceedings

Volumn 2, Issue , 2002, Pages 561-568

  Oklobdzija, V G ^a,b  

^a Integration Corporation   (United States)

^b University of California Davis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROELECTRONICS;

LOW-POWER DESIGN; STORAGE ELEMENTS; SYSTEMATIC DESIGNS; TIME BORROWING;

CLOCKS;

EID: 84906707388     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MIEL.2002.1003320     Document Type: Conference Paper

References (21)

1. Gronowski P.E, et al, "High-performance microprocessor design "Solid-State Circuits, IEEE Journal of , Volum e: 33 Issue: 5 , May 1998.
2. Bailey D.W., Benschneider B.J. Clocking design and analysis for a 600-MHz Alpha microprocessor ", Solid-State Circuits IEEE Journal of , Vol.33, No. 11 , November 1998.
3. Schutz J, Wallace R. "A 450MHz IA32 P6 Family Microprocessor, "ISSCC Dig. Tech. Papers, pp. 236-237, Feb. 1998.
4. LSSD Rules and Applications, Manual 3531, Release 59.0, IBM Corporation, March 29, 1985.
5. Madden, W.C, Bowhill, W.J, "High input impedance, strobed sense-Amplifier, "United States Patent 4,910,713, March 1990.
6. V. Stojanovic, V. G. Oklobdzija, FLIP-FLOP, US Patent No. 6,232,810, May 15, 2001.
7. Partovi, H. et al, "Flow-through latch and edge-triggered flipflop hybrid elements ", 1996 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC, San Francisco, February 8-10.
8. Klass F, "Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic, "Symposium on VLSI Circuits, Digest of Technical Papers, pp. 108-109, June 1998.
9. Dobberpuhl, D.W. "Circuits and technology for Digital's StrongARM and ALPHA microprocessors ", Proceedings of the Seventeenth Conference on Advanced Research in VLSI, Ann Arbor, Michigan, September 15-16. p.2-11.
10. Nikolic, B, Oklobdzija, V.G, "Design and optimization of sense-Amplifier-based flip-flops ", Proceedings of the 25th European Solid-State Circuits Conference, ESSCIRC'99., Duisburg, Germany, 21-23 September 21-23. p.410-13.
11. Nedovic N, Oklobdzija V.G, Dynamic flip-flop with improved power. Proceedi ngs of the IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2000, Austin, Texas, September 17-20. p.323-6.
12. V.Stojanovic and V.G. Oklobdzija, "Comaparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power VLSI Systems, "IEEE Journal of Solid-State Circuits, Vol.34, No.4, April 1999.
13. T. Kuroda and T. Sakurai "Overview of Low-Power ULSI Circuit Techniques ", IEICE Trans. Electronics, E78-C, No 4, April 1995, pp.334-344, INVITED PAPER, Special Issue on Low-Voltage Low-Power Integrated Circuits.
14. B. S. Kong, S. S. Kim, Y. H. Jun, "Conditional Capture Flip-Flop Technique for Statistical Power Reduction ", Digest of Technical Papers, p290-291, February 2000.
15. Nikola Nedovic, Marko Aleksic and Vojin G. Oklobdzija, "Condit ional Techniques for Small Power Consumption Flip-Flops ", Proceedings of the 8th IEEE International Conference on Electronics, Circuits and Systems, Malta, September 2-5, 2001.
16. M. Horowitz, et al, "Low-Power Digital Design ", Proceedings of the 1994 IEEE Symposium on Low-Power Electronics, 1994.
17. F. Klass et al, "A New Family of Semidynamic and Dynamic Flip-Flops with Embedded Logic for High-Performance Processors ", IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 712-716, May 1999.
18. Friedman EG (ed.) "Clock Distribution Networks in VLSI Circuits and Systems ", IEEE Press.
19. K. Nowka, P. Hofstee, private communication, IBM Research, Austin, Texas, 2000.
20. 0] Oklobdzija V.G et al, "Digital System Clocking: Clocked Storage Elements for High-Performance and Low-Power Design, Book, in press, July 2002.
21. Oklobdzija V.G, (ed.) "High-Performance System Design: Circuits and Logic ", Book, IEEE Press, July 1999.