A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 5, 1999, Pages 712-716

  Klass, Fabian ^a   Amir, Chaim ^a   Das, Ashutosh ^a   Aingaran, Kathirgamar ^a   Truong, Cindy ^a   Wang, Richard ^a   Mehta, Anup ^a   Heald, Ray ^a   Yee, Gin ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

Clocking; CMOS digital integrated circuits; Flip flops; Microprocessors; Pipeline processing; Pulsed latches

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS;

CLOCKING; PULSED LATCHES;

FLIP FLOP CIRCUITS;

EID: 0032662594     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.760383     Document Type: Article

References (15)

1. B. Lynch and G. Lauterbach, "UltraSPARC-III: A 600 MHz 64-bit superscalar processor for 100-way scalable systems," in Proc. HotChip Symp., Stanford University, Stanford, CA, Aug. 1998, pp. 17-25.
2. F. Klass, "Semi-dynamic and dynamic flip-flops with embedded logic," in Dig. Tech. Papers Symp. VLSI Circuits, Honolulu, HI, June 1998, pp. 108-109.
3. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
4. Y. Ji-Ren, I. Karlsson, and C. Svensson, "A true single-phase-clock dynamic CMOS circuit technique," IEEE J. Solid-State Circuits, vol. SC-22, pp. 899-901, Oct. 1987.
5. S. Kozu, M. Daito, Y. Sugiyama, H. Suzuki, H. Morita, M. Nomura, K. Nadehara, S. Ishibuchi, M. Tokuda, Y. Inoue, T. Nakayama, H. Harigai, and Y. Yano, "A 100 MHz, 0.4 W RISC processor with 200 MHz multiply-adder, using pulse-register technique," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 140-141.
6. A. Shibayama, M. Mizuno, H. Abiko, A. Ono, S. Masuoka, A. Matsumoto, T. Tamura, Y. Yamada, A. Nishizawa, H. Kawamoto, K. Inoue, Y. Nakazawa, I. Sakai, and M. Yamashina, "Device-deviation-tolerant over-1 GHz clock-distribution scheme with skew-immune race-free impulse latch circuits," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 402-403.
7. J. Earle, "Latched carry-save adder," IBM Tech. Disclosure Bull., vol. 7, no. 10. pp. 909-910, Mar. 1965.
8. D. W. Dobberpuhl, R. Witek, R. Allmon, R. Anglin, D. Bertucci, S. Britton, L. Chao, R. Conrad, D. Dever, B. Gieseke, S. Hassoun, G, Hoeppner, K. Kuchler, M. Ladd, B. Leary, L. Madden, E. McLellan, D. Meyer, J. Montanaro, D. Priore, V. Rajagopalan, S. Samudrala, and S. Santhanam, "A 200 MHz 64-b dual-issue CMOS microprocessor," IEEE J. Solid-State Circuits, vol. 27, pp. 1555-1565, Nov. 1992.
9. G. Yee and C. Sechen, "Clock-delayed domino for adder and combinational logic design," in Proc. IEEE Int. Conf. Computer Design, Oct. 1996, pp. 332-337.
10. N. B. Gaddis, J. R. Butler, A. Kumar, and W. J. Queen, "A 56-entry instruction reorder buffer," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 212-213.
11. G. Gerosa, S. Gary, C. Dietz, D. Pham, K. Hoover, J. Alvarez, H. Sanchez, P. Ippolito, T. Ngo, S. Litch, J. Eno, J. Golab, N. Vanderschaaf, and J. Kahle, "A 2.2 W, 80 MHz superscalar RISC microprocessor," IEEE J. Solid-State Circuits, vol. 90, pp. 1440-1452, Dec. 1994.
12. H. Partovi, R. Burd, U. Salim, F. Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 138-139.
13. J. Montanaro, R. Witek, K. Anne, A. Black, E. Cooper, D. Dobberpuhl, P. Donahue, J. Eno, A. Farell, G. Hoeppner, D. Kruckemyer, T. Lee, P. Lin, L. Madden, D. Murray, M. Pearce, S. Santhanam, K. Snyder, R. Stephany, and S. Thierauf, "A 160 MHz 32 b 0.5 W CMOS RISC microprocessor," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 214-215.
14. V. Stojanovic, V. Oklobdzija, and R. Bajwa, "A unified approach in the analysis of latches and flip-flops for low-power systems," in Proc. ISLPED98, Monterey, CA, Aug. 1998, pp. 227-232.
15. _, "Comparative analysis of latches and flip-flops for high-performance systems," in Proc. IEEE Int. Conf. Computer Design, Austin, TX, Oct. 1998, pp. 264-269.