Single-graph multiple flows: Energy efficient design alternative for GPGPUs

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2014, Pages 205-216

  Voitsechov, Dani ^a   Etsion, Yoav ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

DATA FLOW ANALYSIS; ENERGY EFFICIENCY; PROGRAM PROCESSORS; RECONFIGURABLE ARCHITECTURES;

COARSE-GRAIN RECONFIGURABLE; DATAFLOW; ENERGY-EFFICIENT DESIGN; MULTIPLE FLOWS; THREAD LEVEL PARALLELISM;

FLOW GRAPHS;

EID: 84905455447     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2014.6853234     Document Type: Conference Paper

References (43)

1. Arvind and R. Nikhil, "Executing a program on the MIT tagged-token dataflow architecture"IEEE Trans. on Computers, vol. 39, no. 3, pp. 300-318, Mar 1990
2. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator." in ISPASS. IEEE, 2009, pp. 163-174
3. T. J. Callahan and J. Wawrzynek, "Adapting software pipelining for reconfigurable computing"in Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2000, pp. 57-64
4. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing"in IEEE Intl. Symp. on Workload Characterization (IISWC), ser. IISWC 09, 2009, pp. 44-54
5. D. E. Culler, K. E. Schauser, and T. von Eicken, "Two fundamental limits on dataflow multiprocessing"in Intl. Conf. on Parallel Arch. and Compilation Techniques (PACT), 1993, pp. 153-164
6. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck, "Efficiently computing static single assignment form and the control dependence graph"ACM Trans. on Programming Languages and Systems, vol. 13, no. 4, pp. 451-490, 1991
7. J. B. Dennis and D. Misunas, "A preliminary architecture for a basic data flow processor"in Intl. Symp. on Computer Architecture (ISCA), 1975, pp. 126-132
8. A. El-Amawy and S. Latifi, "Properties and performance of folded hypercubes"IEEE Trans. on Parallel and Distributed Systems, vol. 2, no. 1, pp. 31-42, Jan. 1991
9. M. Franklin and G. S. Sohi, "ARB: A hardware mechanism for dynamic reordering of memory references"IEEE Trans. on Computers, vol. 45, no. 5, pp. 552-571, 1996
10. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor, "PipeRench: A reconfigurable architecture and compiler"IEEE Computer, vol. 33, no. 4, pp. 70-77, Apr. 2000
11. V. Govindaraju, C.-H. Ho, and K. Sankaralingam, "Dynamically specialized datapaths for energy efficient computing"in Symp. on High-Performance Computer Architecture (HPCA), Feb 2011, pp. 503-514
12. S. Gupta, S. Feng, A. Ansari, S. Mahlke, and D. August, "Bundled execution of recurring traces for energy-efficient general purpose processing"in Intl. Symp. on Microarchitecture (MICRO), 2011, pp. 12-23
13. J. R. Gurd, C. C. Kirkham, and I. Watson, "The Manchester prototype dataflow computer"Comm. ACM, vol. 28, no. 1, pp. 34-52, 1985
14. Z. Guz, E. Bolotin, I. Keidar, A. Kolodny, A. Mendelson, and U.Weiser, "Many-core vs. many-thread machines: Stay away from the valley"IEEE Computer Architecture Letters, vol. 8, no. 1, pp. 25-28, Jan 2009
15. R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B. C. Lee, S. Richardson, C. Kozyrakis, and M. Horowitz, "Understanding sources of inefficiency in general-purpose chips"in Intl. Symp. on Computer Architecture (ISCA), 2010, pp. 37-47
16. S. Hong and H. Kim, "An integrated GPU power and performance model"in Intl. Symp. on Computer Architecture (ISCA), 2010, pp. 280-289
17. A. H. Hormati, M. Samadi, M. Woh, T. Mudge, and S. Mahlke, "Sponge: portable stream programming on graphics engines"in Intl. Conf. on Arch. Support for Prog. Lang. &Operating Systems (ASPLOS), 2011, pp. 381-392
18. Y. Huang, P. Ienne, O. Temam, Y. Chen, and C. Wu, "Elastic CGRAs"in Intl. Symp. on Field Programmable Gate Arrays, 2013, pp. 171-180
19. C. Isci and M. Martonosi, "Runtime power monitoring in high-end processors: Methodology and empirical data"in Intl. Symp. on Microarchitecture (MICRO), 2003, pp. 93-104
20. S. W. Keckler, W. J. Dally, B. Khailany, M. Garland, and D. Glasco, "GPUs and the future of parallel computing"IEEE Micro, vol. 31, pp. 7-17, 2011
21. S. Keckler, "Life after Dennard and how I learned to love the picojoule"Intl. Symp. on Microarchitecture (MICRO), 2012, (keynote)
22. B. Khailany, W. J. Dally, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, A. Chang, and S. Rixner, "Imagine: Media processing with streams"IEEE Micro, vol. 21, pp. 35-46, 2001
23. C. Lattner and V. Adve, "LLVM: A compilation framework for lifelong program analysis &transformation"in Intl. Symp. on Code Generation &Optimization (CGO), 2004, pp. 75
24. W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. Amarasinghe, "Space-time scheduling of instruction-level parallelism on a raw machine"in Intl. Conf. on Arch. Support for Prog. Lang. &Operating Systems (ASPLOS), 1998, pp. 46-57
25. J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S. Kim, T. M. Aamodt, and V. J. Reddi, "GPUWattch: enabling energy optimizations in GPGPUs"in Intl. Symp. on Computer Architecture (ISCA), 2013, pp. 487-498
26. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: A unified graphics and computing architecture"IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008
27. M. Mishra, T. J. Callahan, T. Chelcea, G. Venkataramani, M. Budiu, and S. C. Goldstein, "Tartan: Evaluating spatial computation for whole program execution"in Intl. Conf. on Arch. Support for Prog. Lang. &Operating Systems (ASPLOS), Oct 2006, pp. 163-174
28. J. Nickolls and W. Dally, "The GPU computing era"IEEE Micro, vol. 30, no. 2, pp. 56-69, 2010
29. J. Nickolls, I. Buck, M. Garland, and K. Skadron, "Scalable parallel programming with CUDA"ACM Queue, vol. 6, no. 2, pp. 40-53, 2008
30. Nvidia, Fermi Compute Architecture Whitepaper
31. NVIDIA, "NVIDIA Tegra 4 family CPU architecture: 4-PLUS-1 quad core"2013 [Online]. Available: http://www.nvidia.com/docs/IO/116757/NVIDIA- Quad-A15-whitepaper-FINALv2.pdf
32. OpenCL Working Group, "The OpenCL specification"www.khronos. org/opencl, Oct 2009, ver. 1.0
33. K. J. Ottenstein, R. A. Ballance, and A. B. MacCabe, "The program dependence web: a representation supporting control-, data-, and demanddriven interpretation of imperative languages"in Intl. Conf. on Programming Language Design and Impl. (PLDI), 1990, pp. 257-271
34. G. M. Papadopoulos and D. E. Culler, "Monsoon: an explicit tokenstore architecture"in Intl. Symp. on Computer Architecture (ISCA), 1990, pp. 82-91
35. R. M. Russell, "The CRAY-1 computer system"Comm. ACM, vol. 21, no. 1, pp. 63-72, Jan. 1978
36. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture"in Intl. Symp. on Computer Architecture (ISCA), 2003, pp. 422-433
37. A. Smith, R. Nagarajan, K. Sankaralingam, R. McDonald, D. Burger, S. W. Keckler, and K. S. McKinley, "Dataflow predication"in Intl. Symp. on Microarchitecture (MICRO), 2006, pp. 89-102
38. S. Swanson, A. Schwerin, A. Petersen, M. Oskin, and S. Eggers, "Threads on the cheap: Multithreaded execution in a WaveCache processor"in Workshop on Complexity-effective Design (WCED), 2004
39. S. Swanson, K. Michelson, A. Schwerin, and M. Oskin, " WaveScalar"in Intl. Symp. on Microarchitecture (MICRO), Dec 2003, p. 291
40. M. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The Raw microprocessor: a computational fabric for software circuits and general-purpose programs"IEEE Micro, vol. 22, no. 2, pp. 25-35, 2002
41. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "StreamIt: A language for streaming applications"in Intl. Conf. on Compiler Construction, Apr 2002, pp. 179-196
42. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous multithreading: Maximizing on-chip parallelism"in Intl. Symp. on Computer Architecture (ISCA), Jun 1995, pp. 392-403
43. W. Yamamoto, M. Serrano, A. Talcott, R. Wood, and M. Nemirosky, "Performance estimation of multistreamed, superscalar processors"in Hawaii Intl. Conf. on System Sciences, vol. 1, 1994, pp. 195-204.