Galaxy: A high-performance energy-efficient multi-chip architecture using photonic interconnects

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2014, Pages 303-312

  Demir, Yigit ^a   Pan, Yan ^b   Song, Seukwoo ^c   Hardavellas, Nikos ^a   Kim, John ^c   Memik, Gokhan ^a  

^a Northwestern University   (United States)

^b IBM MICROELECTRONICS   (United States)

^c Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

energy efficiency; interconnection networks; nanophotonics

Indexed keywords

BANDWIDTH; CHIP SCALE PACKAGES; COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION; GALAXIES; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); NANOPHOTONICS; OPTICAL FIBERS; SEMICONDUCTOR DEVICE MANUFACTURE;

BANDWIDTH LIMITATION; ENERGY DELAY PRODUCT; HEAT REQUIREMENTS; PHOTONIC INTERCONNECTS; PHYSICAL LIMITATIONS; SEMICONDUCTOR TECHNOLOGY; SILICON WAVEGUIDE; SINGLE-CHIP DESIGNS;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 84903788778     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2597652.2597664     Document Type: Conference Paper

References (32)

1. C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. W. Holzwarth, M. A. Popovic, H. Li, H. I. Smith, J. L. Hoyt, F. X. Kartner, R. J. Ram, V. Stojanovic, and K. Asanovic. Building many-core processor-to-DRAM networks with monolithic CMOS silicon photonics. IEEE Micro, 29(4):8-21, 2009.
2. S. Beamer. Designing Multisocket Systems with Silicon Photonics. Ph.D. thesis, University of California at Berkeley, 2009.
3. S. Beamer, K. Asanovic, C. Batten, A. Joshi, and V. Stojanovic. Designing multi-socket systems using silicon photonics. In International Conference on Supercomputing (ICS), pages 521-522, 2009.
4. J. Cardenas, C. Poitras, J. Robinson, K. Preston, L. Chen, and M. Lipson. Low loss etchless silicon photonic waveguides. Optics Express, 17(6):4752-4757, 2009.
5. M. Cianchetti, N. Sherwood-Droz, and C. Batten. Implementing system-in-package with nanophotonic interconnect. Workshop on the Interaction between Nanophotonic Devices and Systems, 2010.
6. W. J. Dally and B. Towles. Principles and practices of interconnection networks. Morgan Kaufmann Publishing Inc., 2004.
7. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger. Dark silicon and the end of multicore scaling. In 38th Annual International Symposium on Computer Architecture, 2011.
8. European, Japan, Korean, Taiwan, and United States Semiconductor Industry Associations. The international technology roadmap for semiconductors (ITRS). http://www.itrs.net/, 2012 Edition.
9. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki. Toward dark silicon in servers. IEEE Micro, 31(4):6-15, July-August 2011.
10. N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. Sim-Flex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Performance Evaluation Review, 31(4):31-35, April 2004.
11. M. Horowitz. Scaling, power and the future of CMOS. In 20th International Conference on VLSI Design, page 23, January 2007.
12. A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic. Silicon-photonic CLOS networks for global on-chip communication. In IEEE International Symposium on Networks-on-Chip, pages 124-133, 2009.
13. P. Koka, M. McCracken, H. Schwetman, X. Zheng, R. Ho, and A. Krishnamoorthy. Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. In 37th Annual International Symposium on Computer Architecture, pages 117-128, 2010.
14. A. Krishnamoorthy, R. Ho, X. Zheng, H. Schwetman, J. Lexau, P. Koka, G. Li, I. Shubin, and J. Cunningham. Computer systems based on silicon photonic interconnects. Proceedings of the IEEE, 97(7):1337-1361, July 2009.
15. B. Lee, F. Doany, S. Assefa, W. Green, M. Yang, C. Schow, C. Jahnes, S. Zhang, J. Singer, V. Kopp, J. Kash, and Y. Vlasov. 20μm-pitch eight-channel monolithic fiber array coupling 160 Gb/s/channel to silicon nanophotonic chip. In Conference on Optical Fiber Communications and National Fiber Optic Engineers Conference (OFC/NFOEC), pages 1-3, March 2010.
16. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In 42nd Annual International Symposium on Microarchitecture, 2009.
17. R. Merritt. ARM CTO: Power surge could create dark silicon. http://www.eetimes.com/electronics-news/4085396/ARM-CTO-power-surge-could- create-dark-silicon-, October 2009.
18. C. Nitta, M. Farrens, and V. Akella. Addressing system-level trimming issues in on-chip nanophotonic networks. In 17th International Symposium on High Performance Computer Architecture, 2011.
19. Y. Pan, Y. Demir, N. Hardavellas, J. Kim, and G. Memik. Exploring benefits and designs of optically connected disintegrated processor architecture. Workshop on the Interaction between Nanophotonic Devices and Systems (in conjunction. with MICRO-43), 2010.
20. Y. Pan, J. Kim, and G. Memik. FeatherWeight: low-cost optical arbitration with QoS support. In 44th IEEE/ACM Annual International Symposium on Microarchitecture, pages 105-116, 2011.
21. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary. Firefly: Illuminating future network-on-chip with nanophotonics. In 36th International Symposium on Computer Architecture, 2009.
22. J. Poulton, R. Palmer, A. Fuller, T. Greer, J. Eyles, W. Dally, and M. Horowitz. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS. IEEE Journal of Solid-State Circuits, 42(12):2745-2757, 2007.
23. B. M. Rogers, A. Krishna, G. B. Bell, K. Vu, X. Jiang, and Y. Solihin. Scaling the bandwidth wall: challenges in and avenues for CMP scaling. In 36th Annual International Symposium on Computer Architecture, pages 371-382, 2009.
24. P. Rosenfeld, E. Cooper-Balis, and B. Jacob. DRAMSIM 2: A cycle accurate memory system simulator. Computer Architecture Letters, 10(1):16-19, 2011.
25. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In 30th Annual International Symposium on Computer Architecture, pages 2-13, 2003.
26. C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, and V. Stojanovic. DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In 6th International Symposium on Networks-on-Chip, 2012.
27. Y. Tamir and G. Frazier. Dynamically-allocated multi-queue buffers for VLSI communication switches. IEEE Transactions on Computers, pages 725-737, 1992.
28. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn. Corona: system implications of emerging nanophotonic technology. In 35th Annual International Symposium on Computer Architecture, pages 153-164, 2008.
29. T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe. SimFlex: statistical sampling of computer system simulation. IEEE Micro, 26(4):18-31, July-August 2006.
30. M. Yang. A comparison of using icepak and flotherm in electronic cooling. In 7th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM), Vol 1, 2000.
31. X. Zheng, J. E. Cunningham, I. Shubin, J. Simons, M. Asghari, D. Feng, H. Lei, D. Zheng, H. Liang, C. chih Kung, J. Luff, T. Sze, D. Cohen, and A. V. Krishnamoorthy. Optical proximity communication using reflective mirrors. Optics Express, 16(19), Sept. 2008.
32. A. Zilkie, B. Bijlani, P. Seddighian, D. C. Lee, W. Qian, J. Fong, R. Shafiiha, D. Feng, B. Luff, X. Zheng, J. Cunningham, A. V. Krishnamoorthy, and M. Asghari. High-efficiency hybrid III-V/Si external cavity DBR laser for 3μm SOI waveguides. In 9th IEEE International Conference on Group IV Photonics (GFP), 2012.