DTail: A flexible approach to DRAM refresh management

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2014, Pages 43-52

  Cui, Zehan ^a,b   McKee, Sally A ^c   Zha, Zhongbin ^a,b   Bao, Yungang ^a   Chen, Mingyu ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

^c CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

dram refresh; energy saving; refresh management

Indexed keywords

DIGITAL STORAGE; DYNAMIC RANDOM ACCESS STORAGE; ENERGY CONSERVATION;

COMPLETE INFORMATION; DATA INTEGRITY; DRAM REFRESH; IMPRECISE INFORMATION; MEMORY CAPACITY; MEMORY CONTROLLER; REFRESH REDUCTIONS; RETENTION TIME;

INFORMATION MANAGEMENT;

EID: 84903772378     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2597652.2597663     Document Type: Conference Paper

References (37)

1. A. Agrawal, P. Jain, A. Ansari, and J. Torrellas. Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies. In High-Performance Computer Architecture, pages 400-411, Feb 2013.
2. S. Baek, S. Cho, and R. Melhem. Refresh now and then. IEEE Transactions on Computers, 2013.
3. L. Barroso and U. Hölzle. The datacenter as a computer: An introduction to the design of warehouse-scale machines. Synthesis Lectures on Computer Architecture, 4(1):1-108, 2009.
4. S. Borkar. The exascale challenge. In Keynote of Parallel Architectures and Compilation Techniques, Sep 2011.
5. N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti. USIMM: the utah simulated memory module. University of Utah, Techincal Report UUCS-12-002, 2012.
6. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. Irwin. DRAM energy management using software and hardware directed power mode control. In High-Performance Computer Architecture, pages 159-169, Jan 2001.
7. P. Emma, W. Reohr, and M. Meterelliyoz. Rethinking refresh: Increasing availability and reducing power in DRAM for cache applications. IEEE Micro, 28(6):47-56, 2008.
8. H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger. Architecture support for disciplined approximate programming. In Architectural Support for Programming Languages and Operating Systems, pages 301-312, Mar 2012.
9. M. Ghosh and H. Lee. Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked drams. In MICRO, pages 134-145, Dec 2007.
10. T. Hamamoto, S. Sugiura, and S. Sawada. On the retention time distribution of dynamic random access memory (DRAM). IEEE Transactions on Electron Devices, 45(6):1300-1309, 1998. (Pubitemid 128736629)
11. J. Henning. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1-17, 2006.
12. C. Isen and L. John. ESKIMO: Energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem. In MICRO, pages 337-346, Dec 2009.
13. JEDEC. JESD79-3E: DDR3 SDRAM specification, 2010.
14. JEDEC. JESD79-4: DDR4 SDRAM specification, 2012.
15. R. Kessler and M. Hill. Page placement algorithms for large real-indexed caches. ACM Transactions on Computer Systems, 10(4):338-359, 1992.
16. K. Kim and J. Lee. A new investigation of data retention time in truly nanoscaled DRAMs. IEEE Electron Device Letters, 30(8):846-848, 2009.
17. Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu. A case for exploiting subarray-level parallelism SALP in DRAM. In International Symposium on Computer Architecture, pages 368-379, Jun 2012.
18. C. Lefurgy, K. Rajamani, F. Rawson, M. Kistler, and T. Keller. Energy management for commercial servers. IEEE Computer, 36(12):39-48, 2003.
19. J. Liu, B. Jaiyen, Y. Kim, C. Wilkerson, and O. Mutlu. An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms. In International Symposium on Computer Architecture, pages 60-71, Jun 2013.
20. J. Liu, B. Jaiyen, R. Veras, and O. Mutlu. RAIDR: Retention-aware intelligent DRAM refresh. In International Symposium on Computer Architecture, pages 1-12, Jun 2012.
21. S. Liu, B. Leung, A. Neckar, S. Memik, G. Memik, and N. Hardavellas. Hardware/software techniques for DRAM thermal management. In High-Performance Computer Architecture, pages 515-525, Feb 2011.
22. S. Liu, K. Pattabiraman, T. Moscibroda, and B. Zorn. Flikker: Saving DRAM refresh-power through critical data partitioning. In Architectural Support for Programming Languages and Operating Systems, pages 213-224, Mar 2011.
23. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In Programming Language Design and Implementation, pages 190-200, Jun 2005.
24. Micron. TN-04-30: Various methods of DRAM refresh, 1999.
25. Micron. TN-41-01: Calculating memory system power for DDR3, 2007.
26. Micron. DRAM memory in high-speed digital designs. http://www.home. agilent.com/upload/cmc-upload/All/5Micron.pdf, 2013.
27. J. Mukundan, H. Hunter, K.-h. Kim, J. Stuecheli, and J. Martínez. Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems. In International Symposium on Computer Architecture, pages 48-59, Jun 2013.
28. P. Nair, C. Chou, and M. Qureshi. A case for refresh pausing in DRAM memory systems. In High-Performance Computer Architecture, pages 627-638, Feb 2013.
29. T. Ohsawa, K. Kai, and K. Murakami. Optimizing the DRAM refresh count for merged DRAM/logic LSIs. In International Symposium on Low Power Electronics and Design, pages 82-87, Aug 1998.
30. P. Restle, J. Park, and B. Lloyd. DRAM variable retention time. In International Electron Devices Meeting, pages 807-810, Dec 1992.
31. A. Sampson, W. Dietl, E. Fortuna, D. Gnanapragasam, L. Ceze, and D. Grossman. EnerJ: approximate data types for safe and general low-power computation. In Programming Language Design and Implementation, pages 164-174, Jun 2011.
32. D. Sanchez and C. Kozyrakis. Zsim: fast and accurate microarchitectural simulation of thousand-core systems. In International Symposium on Computer Architecture, pages 475-486, Jun 2013.
33. J.-H. Shin, S.-I. Kim, Y.-M. Ahn, Y.-K. Han, and S.-J. Seo. Methodology on power estimation of memory modules with pseudo-open drain and center-tab termination type termination schemes. In Open Server Summit, Nov 2011.
34. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous mutlithreading processor. ACM SIGPLAN Notices, 35(11):234-244, 2000. (Pubitemid 32470901)
35. J. Stuecheli and D. Kaseridis. Elastic refresh: Techniques to mitigate refresh penalties in high density memory. In MICRO, pages 375-384, Dec 2010.
36. R. Venkatesan, S. Herr, and E. Rotenberg. Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM. In High-Performance Computer Architecture, pages 155-165, Feb 2006.
37. D. Yaney, C. Lu, R. Kohler, M. Kelly, and J. Nelson. A meta-stable leakage phenomenon in DRAM charge storage - variable hold time. In International Electron Devices Meeting, pages 336-339, Dec 1987.