CGPA: Coarse-grained pipelined accelerators

Proceedings - Design Automation Conference

Volumn , Issue , 2014, Pages

  Liu, Feng ^a   Ghosh, Soumyadeep ^a   Johnson, Nick P ^a   August, David I ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCELERATION; C++ (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; COST ENGINEERING;

DIFFERENT DOMAINS; HIGH-LEVEL SYNTHESIS; NON RECURRING ENGINEERING; PIPELINE PARALLELISMS; POOR PERFORMANCE; SEQUENTIAL METHODS; SPECIALIZED HARDWARE;

PIPELINE PROCESSING SYSTEMS;

EID: 84903195407     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2593069.2593105     Document Type: Conference Paper

References (37)

1. Altera corp. Web site: http://www.altera.com.
2. Autoesl. http://www.xilinx.com/products/design-tools/ise-designsuite/ index.htm.
3. U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan. A practical automatic polyhedral parallelizer and locality optimizer. In PLDI, 2008.
4. A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. H. Anderson, S. Brown, and T. Czajkowski. Legup: High-level synthesis for fpga-based processor/accelerator systems. In FPGA, 2011.
5. M. C. Carlisle and A. Rogers. Software caching and computation migration in Olden. In PPoPP, 1995.
6. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In IISWC, 2009.
7. J. Cong, P. Zhang, and Y. Zou. Optimizing memory hierarchy allocation with loop transformations for high-level synthesis. In DAC, 2012.
8. J. Cong and Z. Zhang. An efficient and versatile scheduling algorithm based on sdc formulation. In DAC, 2006.
9. P. Diniz and J. Park. Automatic synthesis of data storage and control structures for FPGA-based computing engines. In FCCM, 2000.
10. B. Draper, W. Nar, W. Bohm, J. Hammes, B. Rinker, C. Ross, M. Chawathe, and J. Bins. Compiling and optimizing image processing algorithms for fpgas. In CAMP, 2000.
11. J. Ferrante, K. J. Ottenstein, and J. D. Warren. The program dependence graph and its use in optimization. ACM Transactions on Programming Languages and Systems, 9(3):319-349, July 1987.
12. E. Fiksman, Y. Birk, and O. Mencer. ASC-Based Acceleration in an FPGA with a Processor Core Using Software-Only Skills. In FCCM, 2006.
13. J. Frigo, M. Gokhale, and D. Lavenier. Evaluation of the streams-C C-to-FPGA Compiler: An Applications Perspective. In FPGA, 2001.
14. R. Ghiya and L. J. Hendren. Is it a Tree, DAG, or Cyclic Graph? In POPL, 1996.
15. M. Gokhale and J. Stone. NAPA C: Compiling for a Hybrid RISC/FPGA Architecture. In FCCM, 1998.
16. M. B. Gokhale, J. M. Stone, J. Arnold, and M. Kalinowski. Streamoriented fpga computing in the streams-c high levellanguage. In FCCM, 2000.
17. S. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. Taylor, and R. Laufer. Piperench: a coprocessor for streaming multimedia acceleration. In ISCA, 1999.
18. J. Hauser and J.Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In FCCM, 1997.
19. T. B. Jablin. Automatic Parallelization for GPUs. PhD thesis, 2013.
20. N. P. Johnson, T. Oh, A. Zaks, and D. I. August. Fast condensation of the program dependence graph. In PLDI, 2013.
21. O. Kocberber, B. Grot, Meet the walkers: Accelerating index traversals for in-memory databases. In MICRO, 2013.
22. C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO, 2004.
23. H. H. Lee, Y. Wu, and G. Tyson. Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture. In ISPASS, 2000.
24. K. Lim, D. Meisner, A. G. Saidi, P. Ranganathan, and T. F. Wenisch. Thin servers with smart pipes: designing SoC accelerators for memcached. In ISCA, 2013.
25. D. G. Lowe. Distinctive image features from scale-invariant keypoints. Int. J. Comput. Vision, 60(2):91-110, 2004.
26. W. Qadeer, R. Hameed, O. Shacham, P. Venkatesan, C. Kozyrakis, and M. A. Horowitz. Convolution Engine: Balancing Efficiency and Flexibility in Specialized Computing. In ISCA, 2013.
27. E. Raman. Parallelization Techniques with Improved Dependence Handling. PhD thesis, Princeton University, 2009.
28. E. Raman, G. Ottoni, A. Raman, M. Bridges, and D. I. August. Parallel-stage decoupled software pipelining. In CGO, 2008.
29. B. R. Rau. Iterative modulo scheduling: An algorithm for software pipelining loops. In MICRO, 1994.
30. J. Tripp, K. Peterson, C. Ahrens, J. Poznanovic, and M. Gokhale. Trident: an fpga compiler framework for floating-point algorithms. In FPL, 2005.
31. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor. Conservation cores: Reducing the energy of mature computations. In ASPLOS, 2010.
32. J. Villarreal, A. Park, W. Nar, and R. Halstead. Designing Modular Hardware Accelerators in C with ROCCC 2.0. In FCCM, 2010.
33. M. Weinhardt and W. Luk. Pipeline vectorization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(2):234-248, 2001.
34. M. Wirthlin and B. Hutchings. A dynamic instruction set computer. In FCCM, 1995.
35. M. Wolf, D. Maydan, and D. Chen. Combining loop transformations considering caches and scheduling. In MICRO, 1996.
36. M. E. Wolf and M. S. Lam. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel and Distributed Systems, 2(4):452-471, October 1991.
37. J. Xu, N. Subramanian, A. Alessio, and S. Hauck. Impulse C vs. VHDL for Accelerating Tomographic Reconstruction. In FCCM, 2010.