LegUp: High-level synthesis for FPGA-based processor/accelerator systems

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2011, Pages 33-36

  Canis, Andrew ^a   Choi, Jongsok ^a   Aldham, Mark ^a   Zhang, Victor ^a   Kammoona, Ahmed ^a   Anderson, Jason H ^a   Brown, Stephen ^a   Czajkowski, Tomasz ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b ALTERA CORPORATION   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

C PROGRAMS; CUSTOM HARDWARES; HARDWARE DESIGN; HARDWARE SOLUTIONS; HIGH LEVEL SYNTHESIS; HYBRID ARCHITECTURES; OPEN SOURCES; SOFT PROCESSORS; SOFTWARE TECHNIQUES; STANDARD BUS;

COMPUTER ARCHITECTURE; HARDWARE; LOGIC GATES; OPEN SYSTEMS; PLASMA WAVES; PROGRAM PROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79952981487     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1950413.1950423     Document Type: Conference Paper

References (13)

1. Altera, Corp. Nios II C2H Compiler User Guide, 2009.
2. Altera, Corp. Avalon Interface Specification, 2010.
3. J. Cong and Y. Zou. FPGA-based hardware acceleration of lithographic aerial image simulation. ACM Trans. Reconfigurable Technol. Syst., 2(3):1-29, 2009.
4. P. Coussy, D. Gajski, M. Meredith, and A. Takach. An introduction to high-level synthesis. IEEE Design Test of Computers, 26(4):8 - 17, jul. 2009.
5. D. Gajski and et. al. Editors. High-Level Synthesis - Introduction to Chip and System Design. Kulwer Academic Publishers, 1992.
6. Y. Hara, H. Tomiyama, S. Honda, and H. Takada. Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. Journal of Information Processing, 17:242-254, 2009.
7. http://www.llvm.org. The LLVM Compiler Infrastructure Project, 2010.
8. C.Y. Huang, Y.S. Che, Y.L. Lin, and Y.C. Hsu. Data path allocation based on bipartite weighted matching. In Design Automation Conference, volume 27, pages 499-504, 1990.
9. G. Stitt and F. Vahid. Binary synthesis. ACM Transactions on Design Automation of Electronic Systems, 12(3), 2007.
10. United States Bureau of Labor Statistics. Occupational Outlook Handbook 2010-2011 Edition, 2010.
11. Univ. of Cambridge, http://www.cl.cam.ac.uk/teaching/0910/ECAD+Arch/mips. htmlThe Tiger "MIPS" processor., 2010.
12. F. Vahid, G. Stitt, and Lysecky, R. Warp processing: Dynamic translation of binaries to FPGA circuits. IEEE Computer, 41(7):40-46, 2008.
13. Y Explorations (XYI), San Jose, CA. eXCite C to RTL Behavioral Synthesis 4.1(a), 2010.